Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

CS8416-CSZ Datasheet(PDF) 36 Page - Cirrus Logic

Part # CS8416-CSZ
Description  192 kHZ DIGITAL AUDIO INTERFACE RECEIVER
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8416-CSZ Datasheet(HTML) 36 Page - Cirrus Logic

Back Button CS8416-CSZ Datasheet HTML 32Page - Cirrus Logic CS8416-CSZ Datasheet HTML 33Page - Cirrus Logic CS8416-CSZ Datasheet HTML 34Page - Cirrus Logic CS8416-CSZ Datasheet HTML 35Page - Cirrus Logic CS8416-CSZ Datasheet HTML 36Page - Cirrus Logic CS8416-CSZ Datasheet HTML 37Page - Cirrus Logic CS8416-CSZ Datasheet HTML 38Page - Cirrus Logic CS8416-CSZ Datasheet HTML 39Page - Cirrus Logic CS8416-CSZ Datasheet HTML 40Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 60 page
background image
36
DS578F3
CS8416
14. CONTROL PORT REGISTER DESCRIPTIONS
14.1 Memory Address Pointer (MAP)
Not a register
MAP[6:0] - Memory Address Pointer. Will automatically increment after each read or write.
Default = ‘0000000’
14.2 Control0 (00h)
FSWCLK
– Forces the clock signal on OMCK to be output on RMCK regardless of the SWCLK (Control1
register bit 6) bit functionality or PLL lock.
Default = ‘0’
0 – Clock signal on OMCK is output on RMCK according to the SWCLK bit functionality.
1 – Forces the clock signal on OMCK to be output on RMCK regardless of the SWCLK bit functionality.
PDUR
– Changes the type of phase detector used to lock to the active RXP[7:0] input. This bit should only
be set if the sample rate range is between 32 kHz and 108 kHz. If the sample rate is outside of this range
and the PDUR bit is set, loss of lock may occur.
Default = ‘0’
0 – Normal Update Rate Phase Detector - Recovered master clock (RMCK) will have low wide-band jitter,
but increased in-band jitter.
1E
R
Channel B Status
BC0[7]
BC0[6]
BC0[5]
BC0[4]
BC0[3]
BC0[2]
BC0[1]
BC0[0]
1F
R
Channel B Status
BC1[7]
BC1[6]
BC1[5]
BC1[4]
BC1[3]
BC1[2]
BC1[1]
BC1[0]
20
R
Channel B Status
BC2[7]
BC2[6]
BC2[5]
BC2[4]
BC2[3]
BC2[2]
BC2[1]
BC2[0]
21
R
Channel B Status
BC3[7]
BC3[6]
BC3[5]
BC3[4]
BC3[3]
BC3[2]
BC3[1]
BC3[0]
22
R
Channel B Status
BC4[7]
BC4[6]
BC4[5]
BC4[4]
BC4[3]
BC4[2]
BC4[1]
BC4[0]
23
R
Burst Preamble PC
Byte 0
PC0[7]
PC0[6]
PC0[5]
PC0[4]
PC0[3]
PC0[2]
PC0[1]
PC0[0]
24
R
Burst Preamble PC
Byte 1
PC1[7]
PC1[6]
PC1[5]
PC1[4]
PC1[3]
PC1[2]
PC1[1]
PC1[0]
25
R
Burst Preamble PD
Byte 0
PD0[7]
PD0[6]
PD0[5]
PD0[4]
PD0[3]
PD0[2]
PD0[1]
PD0[0]
26
R
Burst Preamble PD
Byte 1
PD1[7]
PD1[6]
PD1[5]
PD1[4]
PD1[3]
PD1[2]
PD1[1]
PD1[0]
7F
R
ID & Version
ID3
ID2
ID1
ID0
VER3
VER2
VER1
VER0
76
543
21
0
0
MAP6MAP5MAP4MAP3MAP2MAP1MAP0
76543210
0
FSWCLK
0
0
PDUR
TRUNC
Reserved
Reserved
Addr
(HEX)
R/W
Function
76543210



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com