MPC940LAC datasheet(4/11 Pages) IDT

4 / 11 page

MPC940L

LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP

IDT™ / ICS™ 1:18 CLOCK DISTRIBUTION CHIP

MPC940L REV 7 JUNE 5, 2007

Table 5. DC Characteristics (TA = 0° to 70°C, VCCI = 3.3 V ±5%; VCCO = 2.5 V ±5%)

Symbol

Characteristic

Min

Typ

Max

Unit

Condition

VIH

Input HIGH Voltage

CMOS_CLK

2.4

VCCI

VIL

Input LOW Voltage

CMOS_CLK

0.8

VPP

Peak-to-Peak Input Voltage

PECL_CLK

500

1000

VCMR

Common Mode Range

PECL_CLK

VCCI – 1.4

VCCI – 0.6

VOH

Output HIGH Voltage

1.8

IOH = –12 mA

VOL

Output LOW Voltage

0.5

IOL = 12 mA

IIN

Input Current

±200

µA

CIN

Input Capacitance

4.0

Cpd

Power Dissipation Capacitance

per output

ZOUT

Output Impedance

Ω

ICC

Maximum Quiescent Supply Current

0.5

1.0

Table 6. AC Characteristics (TA = 0° to 70°C, VCCI = 3.3 V ±5%; VCCO = 2.5 V ±5%)

Symbol

Characteristic

Min

Typ

Max

Unit

Condition

Fmax

Maximum Input Frequency

250

MHz

tPLH

Propagation Delay

PECL_CLK

≤ 150 MHz

CMOS_CLK

≤ 150 MHz

2.0

1.7

2.8

2.5

3.5

3.0

tPLH

Propagation Delay

PECL_CLK > 150 MHz

CMOS_CLK > 150 MHz

2.0

1.8

2.9

2.5

3.8

3.3

tsk(o)

Output-to-Output Skew

PECL_CLK

CMOS_CLK

150

tsk(pp)

Part-to-Part Skew

PECL_CLK

≤ 150 MHz

CMOS_CLK

≤ 150 MHz

1.5

1.3

Note (1)

1. Across temperature and voltage ranges. Includes output skew.

tsk(pp)

Part-to-Part Skew

PECL_CLK > 150 MHz

CMOS_CLK > 150 MHz

1.8

1.5

Note (1)

tsk(pp)

Part-to-Part Skew

PECL_CLK

CMOS_CLK

850

750

Note (2)

2. For specific temperature and voltage. Includes output skew.

Output Duty Cycle

fCLK < 134 MHz

fCLK ≤ 250 MHz

Input DC = 50%

tr, tf

Output Rise/Fall Time

0.3

1.2

0.5 – 1.8 V

MPC940LAC Datasheet(PDF) 4 Page - Integrated Device Technology

MPC940LAC Datasheet(HTML) 4 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11

Datasheet Download

Link URL