Electronic Components Datasheet Search
  English  ▼

X  

PIMXRT804VCVL4A Datasheet(PDF) 60 Page - NXP Semiconductors

Part # PIMXRT804VCVL4A
Description  i.MX RT1060 Crossover Processors for Consumer Products
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PIMXRT804VCVL4A Datasheet(HTML) 60 Page - NXP Semiconductors

Back Button PIMXRT804VCVL4A Datasheet HTML 56Page - NXP Semiconductors PIMXRT804VCVL4A Datasheet HTML 57Page - NXP Semiconductors PIMXRT804VCVL4A Datasheet HTML 58Page - NXP Semiconductors PIMXRT804VCVL4A Datasheet HTML 59Page - NXP Semiconductors PIMXRT804VCVL4A Datasheet HTML 60Page - NXP Semiconductors PIMXRT804VCVL4A Datasheet HTML 61Page - NXP Semiconductors PIMXRT804VCVL4A Datasheet HTML 62Page - NXP Semiconductors PIMXRT804VCVL4A Datasheet HTML 63Page - NXP Semiconductors PIMXRT804VCVL4A Datasheet HTML 64Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 119 page
background image
i.MX RT1060 Crossover Processors for Consumer Products, Rev. 4, 04/2024
60
NXP Semiconductors
Electrical Characteristics
4.6.2
LCD Controller (LCDIF) timing parameters
Figure 30 shows the LCDIF timing and Table 49 lists the timing parameters.
Figure 30. LCD timing
4.7
Audio
This section provide information about SAI/I2S and SPDIF.
4.7.1
SAI/I2S switching specifications
This section provides the AC timings for the SAI in master (clocks driven) and slave (clocks input) modes.
All timings are given for non-inverted serial clock polarity (SAI_TCR[TSCKP] = 0, SAI_RCR[RSCKP]
= 0) and non-inverted frame sync (SAI_TCR[TFSI] = 0, SAI_RCR[RFSI] = 0). If the polarity of the clock
and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal
(SAI_BCLK) and/or the frame sync (SAI_FS) shown in the figures below.
Table 49. LCD timing parameters
ID
Parameter
Symbol
Min
Max
Unit
L1
LCD pixel clock frequency
tCLK(LCD)
—
75
MHz
L2
LCD pixel clock high (falling edge capture)
tCLKH(LCD)
3
—
ns
L3
LCD pixel clock low (rising edge capture)
tCLKL(LCD)
3
—
ns
L4
LCD pixel clock high to data valid (falling edge capture)
td(CLKH-DV)
-1
1
ns
L5
LCD pixel clock low to data valid (rising edge capture)
td(CLKL-DV)
-1
1
ns
L6
LCD pixel clock high to control signal valid (falling edge capture) td(CLKH-CTRLV)
-1
1
ns
L7
LCD pixel clock low to control signal valid (rising edge capture)
td(CLKL-CTRLV)
-1
1
ns
L1
L2
L3
L4
LCDn_CLK
(falling edge capture)
LCDn_CLK
(rising edge capture)
LCDn_DATA[23:00]
LCDn Control Signals
L5
L6
L7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com