PIMXRT101VCFP4A datasheet(30/119 Pages) NXP

30 / 119 page

i.MX RT1060 Crossover Processors for Consumer Products, Rev. 4, 04/2024

NXP Semiconductors

Electrical Characteristics

NOTE

The currents on the VDD_HIGH_CAP and VDD_USB_CAP were

identified to be the voltage divider circuits in the USB-specific level

shifters.

4.2

System power and clocks

This section provide the information about the system power and clocks.

4.2.1

Power supplies requirements and restrictions

The system design must comply with power-up sequence, power-down sequence, and steady state

guidelines as described in this section to guarantee the reliable operation of the device. Any deviation

from these sequences may result in the following situations:

• Excessive current during power-up phase

• Prevention of the device from booting

• Irreversible damage to the processor (worst-case scenario)

4.2.1.1

Power-up sequence

The below restrictions must be followed:

• VDD_SNVS_IN supply must be turned on before any other power supply or be connected

(shorted) with VDD_HIGH_IN supply.

• If a coin cell is used to power VDD_SNVS_IN, then ensure that it is connected before any other

supply is switched on.

• An RC delay circuit is recommended for providing the delay between DCDC_IN stable and

DCDC_PSWITCH. The total RC delay should be 5-15 ms.

• DCDC_IN must reach a minimum 3.0 V within 0.3 x RC.

• Delay from DCDC_IN stable at 3.0 V min to DCDC_PSWITCH reaching 0.5 x DCDC_IN (1.5 V)

must be at least 1 ms.

• Power up slew rate specification for other power domains is 360V/s – 36kV/s.

NOTE

To release MCU by POR_B signal, the POR_B input must be immediately

asserted at power-up and remain asserted until the last power rail reaches its

working voltage. In the absence of an external reset feeding the POR_B

input, the internal POR module takes control. See the i.MX RT1060

Reference Manual (IMXRT1060RM) for further details and to ensure that

all necessary requirements are being met.

NOTE

Need to ensure that there is no back voltage (leakage) from any supply on

the board towards the 3.3 V supply (for example, from the external

components that use both the 1.8 V and 3.3 V supplies).

PIMXRT101VCFP4A Datasheet(PDF) 30 Page - NXP Semiconductors

PIMXRT101VCFP4A Datasheet(HTML) 30 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL