| Electronic Components Datasheet Search |
|
PIMXRT102VCFP4A Datasheet(PDF) 38 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PIMXRT102VCFP4A Datasheet(HTML) 38 Page - NXP Semiconductors |
|
38 / 119 page ![]() i.MX RT1060 Crossover Processors for Consumer Products, Rev. 4, 04/2024 38 NXP Semiconductors Electrical Characteristics 4.3.1.3 LVDS I/O DC parameters The LVDS interface complies with TIA/EIA 644-A standard. See TIA/EIA STANDARD 644-A, “Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits” for details. Table 23 shows the Low Voltage Differential Signaling (LVDS) I/O DC parameters. 4.3.2 I/O AC parameters This section includes the AC parameters of the following I/O types: • General Purpose I/O (GPIO) Figure 4 shows load circuit for output, and Figure 5 show the output transition time waveform. Pull-up resistor (100_k PU) RPU_100K Vin=0V — — 48 A Pull-up resistor (100_k PU) RPU_100K Vin=NVCC_XXXX — — 1 A Pull-down resistor (100_k PD) RPD_100K Vin=NVCC_XXXX — — 48 A Pull-down resistor (100_k PD) RPD_100K Vin=0V — — 1 A Input current (no PU/PD) IIN VI = 0, VI = NVCC_XXXX -1 — 1 A Keeper Circuit Resistance R_Keeper VI =0.3 x NVCC_XXXX, VI = 0.7 x NVCC_XXXX 105 — 175 k 1 Overshoot and undershoot conditions (transitions above NVCC_XXXX and below GND) on switching pads must be held below 0.6 V, and the duration of the overshoot/undershoot must not exceed 10% of the system clock cycle. Overshoot/ undershoot must be controlled through printed circuit board layout, transmission line impedance matching, signal line termination, or other methods. Non-compliance to this specification may affect device reliability or cause permanent damage to the device. 2 To maintain a valid level, the transition edge of the input must sustain a constant slew rate (monotonic) from the current DC level through to the target DC level, Vil or Vih. Monotonic input transition time is from 0.1 ns to 1 s. 3 Hysteresis of 250 mV is guaranteed over all operating conditions when hysteresis is enabled. Table 23. LVDS I/O DC characteristics1 1 Note: The LVDS interface is limited to CCM_CLK1_P and CCM_CLK1_N. Parameter Symbol Test Conditions Min Typ Max Unit Output Differential Voltage VOD Rload-100 Diff 250 350 450 mV Output High Voltage VOH IOH = 0 mA 1.25 1.375 1.6 V Output Low Voltage VOL IOL = 0 mA 0.9 1.025 1.25 V Offset Voltage VOS — 1.125 1.2 1.375 V Table 22. Single voltage GPIO DC parameters (continued) Parameter Symbol Test Conditions Min Typical Max Units |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |