PIMXRT102VCFP4A datasheet(55/119 Pages) NXP

55 / 119 page

Electrical Characteristics

i.MX RT1060 Crossover Processors for Consumer Products, Rev. 4, 04/2024

NXP Semiconductors

Figure 23. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case B1)

Figure 24. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case B2)

4.5.2.2

FlexSPI output/write timing

The following sections describe output signal timing for the FlexSPI controller including control signals

and data outputs.

4.5.2.2.1

SDR mode

Table 44. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case B2)

Symbol

Parameter

Min

Max

Unit

Frequency of operation

—

166

MHz

TSCKD

Time from SCK to data valid

—

TSCKD - TSCKDQS

Time delta between TSCKD and TSCKDQS

-1

Table 45. FlexSPI output timing in SDR mode

Symbol

Parameter

Min

Max

Unit

Frequency of operation

—

1661

MHz

Tck

SCK clock period

6.0

—

TDVO

Output data valid time

—

TDHO

Output data hold time

-1

—

TSCKD

TSCKDQS

SIO[0:7]

DQS

SCK

TSCKD

TSCK2DQS

SCK2

SIO[0:7]

DQS

SCK

PIMXRT102VCFP4A Datasheet(PDF) 55 Page - NXP Semiconductors

PIMXRT102VCFP4A Datasheet(HTML) 55 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL