Electronic Components Datasheet Search
  English  ▼

X  

PM7339 Datasheet(PDF) 21 Page - PMC-Sierra, Inc

Part # PM7339
Description  SATURN USER NETWORK INTERFACE CELL DELINEATION BLOCK
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7339 Datasheet(HTML) 21 Page - PMC-Sierra, Inc

Back Button PM7339 Datasheet HTML 17Page - PMC-Sierra, Inc PM7339 Datasheet HTML 18Page - PMC-Sierra, Inc PM7339 Datasheet HTML 19Page - PMC-Sierra, Inc PM7339 Datasheet HTML 20Page - PMC-Sierra, Inc PM7339 Datasheet HTML 21Page - PMC-Sierra, Inc PM7339 Datasheet HTML 22Page - PMC-Sierra, Inc PM7339 Datasheet HTML 23Page - PMC-Sierra, Inc PM7339 Datasheet HTML 24Page - PMC-Sierra, Inc PM7339 Datasheet HTML 25Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 81 page
background image
RELEASED
PM7339 S/UNI-CDB
DATASHEET
PMC-2000313
ISSUE 2
SATURN USER NETWORK INTERFACE CELL DELINEATION BLOCK
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 19
Pin Name
Type
Pin No.
Function
RPOHCLK[4]
RPOHCLK[3]
RPOHCLK[2]
RPOHCLK[1]
Output
W13
U10
V7
U5
Receive PLCP Overhead Clock
(RPOHCLK[4:1]). RPOHCLK[4:1] is active
when PLCP processing is enabled. The
frequency of this signal depends on the
selected PLCP format. RPOHCLK[4:1] is
nominally a 26.7 kHz clock for a DS1
PLCP frame and a 33.7 kHz clock for an
E1 based PLCP frame. RPOHFP[4:1] and
RPOH[4:1] are updated on the falling edge
of RPOHCLK[4:1].
LCD[4]
LCD[3]
LCD[2]
LCD[1]
Output
Y14
W10
W7
Y4
Loss of Cell Delineation (LCD[4:1]).
LCD[4:1] is an active high signal which is
asserted while the ATM cell processor has
detected a Loss of Cell Delineation defect.
FRMSTAT[4]
FRMSTAT[3]
FRMSTAT[2]
FRMSTAT[1]
Output
U1
U2
T4
U3
Framer Status (FRMSTAT[4:1]).
FRMSTAT[4:1] is an active high signal
which can be configured to show when the
PLCP framer has detected certain
conditions. The FRMSTAT[4:1] outputs
can be programmed via the STATSEL[2:0]
bits in the S/UNI-CDB Configuration 2
Register to indicate: PLCP Loss of Frame,
PLCP Out of Frame, AIS, and Loss of
Signal. FRMSTAT[4:1] should be treated
as a glitch free asynchronous signal.
ATM8
Input
L18
ATM Interface Bus Width Selection
(ATM8). The ATM8 input pin determines
whether the S/UNI-CDB works with a 8-bit
wide interface (RDAT[7:0] and TDAT[7:0])
or a 16-bit wide interface (RDAT[15:0] and
TDAT[15:0]). If ATM8 is set to logic 1,
then the 8-bit wide interface is chosen. If
ATM8 is set to logic 0, then the 16-bit wide
interface is chosen.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com