Electronic Components Datasheet Search
  English  ▼

X  

CS42L51 Datasheet(PDF) 40 Page - Cirrus Logic

Part # CS42L51
Description  Low Power, Stereo CODEC with Headphone Amp
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42L51 Datasheet(HTML) 40 Page - Cirrus Logic

Back Button CS42L51 Datasheet HTML 36Page - Cirrus Logic CS42L51 Datasheet HTML 37Page - Cirrus Logic CS42L51 Datasheet HTML 38Page - Cirrus Logic CS42L51 Datasheet HTML 39Page - Cirrus Logic CS42L51 Datasheet HTML 40Page - Cirrus Logic CS42L51 Datasheet HTML 41Page - Cirrus Logic CS42L51 Datasheet HTML 42Page - Cirrus Logic CS42L51 Datasheet HTML 43Page - Cirrus Logic CS42L51 Datasheet HTML 44Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 88 page
background image
40
DS679F1
CS42L51
4.5.3
High-Impedance Digital Output
The serial port may be placed on a clock/data bus that allows multiple masters for the serial port I/O with-
out the need for external buffers. The 3ST_SP bit places the internal buffers for these I/O in a high-imped-
ance state, allowing another device to transmit serial port data without bus contention.
4.5.4
Quarter- and Half-Speed Mode
Quarter-Speed Mode (QSM) and Half-Speed Mode (HSM) allow lower sample rates while maintaining a
relatively flat noise floor in the typical audio band of 20 Hz - 20 kHz. Single-Speed Mode (SSM) will allow
lower frequency sample rates; however, the DAC's noise floor, that normally rises out-of-band, will scale
with the lower sample rate and begin to rise within the audio band. QSM and HSM corrects for most of
this scaling, effectively increasing the dynamic range of the CODEC at lower sample rates, relative to
SSM.
4.6
Digital Interface Formats
The serial port operates in standard I²S, Left-Justified or Right-Justified (DAC only) digital interface formats
with varying bit depths from 16 to 24. Data is clocked out of the ADC or into the DAC on the rising edge of
SCLK. Figures 19-21 illustrate the general structure of each format. Refer to “Switching Specifications - Se-
rial Port” on page 20 for exact timing relationship between clocks and data.
Software
Control:
“Interface Control (Address 04h)” on page 52.
Hardware
Control:
Pin
Setting
Selection
“I²S/LJ” pin 3
LO
Left-Justified Interface
HI
I²S Interface
CS42L51
Transmitting Device #1
Transmitting Device #2
Receiving Device
3ST_SP
SDOUT
SCLK/LRCK
Figure 18. Tri-State Serial Port
LRCK
SCLK
MS B
LS B
MS B
LS B
AOUTA / AINxA
L e ft C h an ne l
R ig h t C han ne l
SDIN
AOUTB / AINxB
MSB
Figure 19. I²S Format



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com