Electronic Components Datasheet Search
  English  ▼

X  

AM67X Datasheet(PDF) 123 Page - Texas Instruments

Part # AM67X
Description  AM67x Processors
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM67X Datasheet(HTML) 123 Page - Texas Instruments

Back Button AM67X Datasheet HTML 119Page - Texas Instruments AM67X Datasheet HTML 120Page - Texas Instruments AM67X Datasheet HTML 121Page - Texas Instruments AM67X Datasheet HTML 122Page - Texas Instruments AM67X Datasheet HTML 123Page - Texas Instruments AM67X Datasheet HTML 124Page - Texas Instruments AM67X Datasheet HTML 125Page - Texas Instruments AM67X Datasheet HTML 126Page - Texas Instruments AM67X Datasheet HTML 127Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 237 page
background image
6.9.5 Peripherals
6.9.5.1 ATL
The device contains ATL module that can be used for asynchronous sample rate conversion of audio. The ATL
calculates the error between two time bases, such as audio syncs, and optionally generates an averaged clock
using cycle stealing via software.
Note
For more information about ATL, see Audio Tracking Logic (ATL) section in Peripherals chapter in the
device TRM.
Table 6-27 represents ATL timing conditions.
Table 6-27. ATL Timing Conditions
PARAMETER
MODE
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
External reference CLK
0.5
5
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
Internal reference CLK
1
10
pF
Section 6.9.5.1.1, Section 6.9.5.1.2, Section 6.9.5.1.3, and Section 6.9.5.1.4 present timing requirements and
switching characteristics for ATL.
6.9.5.1.1 ATL_PCLK Timing Requirements
NO.
PARAMETER
MODE
MIN
MAX UNIT
D1
tc(pclk)
Cycle time, ATL_PCLK
External reference
CLK
5
ns
D2
tw(pclkL)
Pulse Duration, ATL_PCLK low
External reference
CLK
0.45 × M(1) + 2.5
ns
D3
tw(pclkH)
Pulse Duration, ATL_PCLK high
External reference
CLK
0.45 × M(1) + 2.5
ns
(1)
M = ATL_CLK[x] period
6.9.5.1.2 ATL_AWS[x] Timing Requirements
NO.
MODE
MIN
MAX UNIT
D4
tc(aws)
Cycle Time, ATL_AWS[x](3)
External reference
CLK
2 × M(1)
ns
D5
tw(awsL)
Pulse Duration, ATL_AWS[x](3) low
External reference
CLK
0.45 × A(2) + 2.5
ns
D6
tw(awsH)
Pulse Duration, ATL_AWS[x](3) high
External reference
CLK
0.45 × A(2) + 2.5
ns
(1)
M = ATL_CLK[x] period
(2)
A = ATL_AWS[x] period
(3)
x = 0 to 3
6.9.5.1.3 ATL_BWS[x] Timing Requirements
NO.
MODE
MIN
MAX UNIT
D7
tc(bws)
Cycle Time, ATL_BWS[x](3)
External reference
clock
2 × M(1)
ns
D8
tw(bwsL)
Pulse Duration, ATL_BWS[x] low(3)
External reference
clock
0.45 × B(2) + 2.5
ns
www.ti.com
AM67, AM67A
SPRSPA3A – MARCH 2024 – REVISED SEPTEMBER 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
123
Product Folder Links: AM67 AM67A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com