Electronic Components Datasheet Search
  English  ▼

X  

GL9701 Datasheet(PDF) 10 Page - GENESYS LOGIC

Part # GL9701
Description  PCI ExpressTM to PCI Bridge
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GENESYS [GENESYS LOGIC]
Direct Link  http://www.genesyslogic.com
Logo GENESYS - GENESYS LOGIC

GL9701 Datasheet(HTML) 10 Page - GENESYS LOGIC

Back Button GL9701 Datasheet HTML 6Page - GENESYS LOGIC GL9701 Datasheet HTML 7Page - GENESYS LOGIC GL9701 Datasheet HTML 8Page - GENESYS LOGIC GL9701 Datasheet HTML 9Page - GENESYS LOGIC GL9701 Datasheet HTML 10Page - GENESYS LOGIC GL9701 Datasheet HTML 11Page - GENESYS LOGIC GL9701 Datasheet HTML 12Page - GENESYS LOGIC GL9701 Datasheet HTML 13Page - GENESYS LOGIC GL9701 Datasheet HTML 14Page - GENESYS LOGIC Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 75 page
background image
GL9701 PCI Express
TM to PCI Bridge
©2000-2006 Genesys Logic Inc. - All rights reserved.
Page 10
CHAPTER 2 FEATURES
2.1 PCI Express Features
•
Compliant to PCI Express Base Specification Revision 1.0a
•
Compliant to PCI Express to PCI Bridge Specification Revision 1.0
•
Support Single One-Lane PCI Express Connection
•
Support 32-bit CRC Covering All Transmitted Data Packets
•
Support 16-bit CRC On All Link Message Information
•
Support PCI Express Advanced Error Reporting Capability
•
Support Error Forwarding Including Data Poisoning and PCI Bus Parity Errors.
•
Support 100MHz PCI Express Differential Reference Clock.
•
Secondary Side Initialization via Type 0 Configuration Cycles
•
Support Variable Payload Size (up to 512 bytes)
•
Support Variable Size of Read Request (up to 512 bytes)
2.2 PCI Interface Features
•
Compliant to PCI Local Bus Specification Revision 3.0
•
Support PCI 32-bit, 33/66 MHz, 3.3V, NOT 5V tolerant
•
Support Five External REQ/GNT Pairs For Internal Arbiter
•
Support PCI LOCK Operation
•
Support up to Two PCI Delayed Transaction (memory read, I/O read/write, and configuration read/write)
•
Support Clock Run Operation
•
Support Five 33MHz/66MHz PCI Clock Outputs
2.3 Power Management
•
Support D0, D1, D2, D3hot and D3cold device power states defined in PCI Power Management
Specification Rev 1.1
•
Support PME event propagation on behalf of PCI devices
•
Side-band WAKE# signals
•
PCI Express Active Power Management states (ASPM) : L0s and L1
•
Support link power management: L0, L0s, L1, L2
•
In-band beacon generation
•
Integrated AUX Power Plane



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com