Electronic Components Datasheet Search
  English  ▼

X  

ADS5474IPFPR Datasheet(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
Part # ADS5474IPFPR
Description  14-Bit, 400-MSPS Analog-to-Digital Converter
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS5474IPFPR Datasheet(HTML) 9 Page - Texas Instruments

Back Button ADS5474IPFPR Datasheet HTML 5Page - Texas Instruments ADS5474IPFPR Datasheet HTML 6Page - Texas Instruments ADS5474IPFPR Datasheet HTML 7Page - Texas Instruments ADS5474IPFPR Datasheet HTML 8Page - Texas Instruments ADS5474IPFPR Datasheet HTML 9Page - Texas Instruments ADS5474IPFPR Datasheet HTML 10Page - Texas Instruments ADS5474IPFPR Datasheet HTML 11Page - Texas Instruments ADS5474IPFPR Datasheet HTML 12Page - Texas Instruments ADS5474IPFPR Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 38 page
background image
www.ti.com
ADS5474
SLAS525 – JULY 2007
PIN CONFIGURATION (continued)
Table 1. TERMINAL FUNCTIONS
TERMINAL
NAME
NO.
DESCRIPTION
AIN
16
Differential input signal (positive)
AIN
17
Differential input signal (negative)
3, 8, 13, 14, 19, 21,
AVDD5
Analog power supply (5 V)
23, 25, 27, 31
Analog power supply (3.3 V) (Suggestion for
≤ 250 MSPS: leave option to connect to 5 V for
AVDD3
35, 37, 39
ADS5440/ADS5444 13-bit compatibility)
DVDD3
1, 51, 66
Digital and output driver power supply (3.3 V)
2, 7, 9, 12, 15, 18,
20, 22, 24, 26, 28,
GND
Ground
30, 32, 34, 36, 38,
40, 52, 65
CLK
10
Differential input clock (positive). Conversion is initiated on rising edge.
CLK
11
Differential input clock (negative)
D0, D0
48, 47
LVDS digital output pair, least significant bit (LSB)
D1–D12,
49, 50, 53–64,
LVDS digital output pairs
D1–D10
67–76
D13, D13
78, 77
LVDS digital output pair, most significant bit (MSB)
DRY, DRY
80, 79
Data ready LVDS output pair
No connect (pins 4 and 5 should be left floating; pins 43 to 46 are possible future bit additions for this
NC
4, 5, 43–46
pinout and therefore can be connected to a digital bus or left floating)
Overrange indicator LVDS output. A logic high signals an analog input in excess of the full-scale
OVR, OVR
42, 41
range.
Common-mode voltage output (3.1 V nominal). Commonly used in DC-coupled applications to set
VCM
29
the input signal to the correct common-mode voltage.
(This pin is not used on the ADS5440, ADS5444, and ADS5463)
Power-down (active high). Device is in sleep mode when PDWN pin is logic HIGH. ADC converter is
PDWN
33
awake when PDWN is logic LOW (grounded).
(This pin is not used on the ADS5440, ADS5444, and ADS5463)
VREF
6
Reference voltage input/output (2.4 V nominal)
9
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com