Page 4 of 6 

www.siliconsupplies.com

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

High Speed CMOS Logic – 54HC125

Rev 1.0

22/04/19

LIMITS

PARAMETER

SYMBOL

VCC

CONDITIONS

25°C

85°C

FULL RANGE

4

UNITS

2.0V

1.9

1.9

1.9

4.5V

4.4

4.4

4.4

6.0V

VIN = VIH

│IOUT│≤ 20µA

5.9

5.9

5.9

V

3.0V

VIN = VIH

│IOUT│≤ 3.6mA

2.48

2.34

2.2

4.5V

VIN = VIH

│IOUT│≤ 6.0mA

3.98

3.84

3.70

Minimum High-Level

Output Voltage

VOH

6.0V

VIN = VIH

│IOUT│≤ 7.8mA

5.48

5.34

5.20

V

2.0V

0.1

0.1

0.1

4.5V

0.1

0.1

0.1

6.0V

VIN = VIL

│IOUT│≤ 20µA

0.1

0.1

0.1

V

3.0V

VIN = VIL

│IOUT│≤ 3.6mA

0.26

0.33

0.40

4.5V

VIN = VIL

│IOUT│≤ 6.0mA

0.26

0.33

0.40

Maximum Low-Level

Output Voltage

VOL

6.0V

VIN = VIL

│IOUT│≤ 7.8mA

0.26

0.33

0.40

V

Maximum Input

Leakage Current

IIN

6.0V

VIN = VCC or GND

±0.1

±1.0

±1.0

µA

Maximum 3-State

leakage current

IOZ

6.0V

VOUT = VCC or

GND,

VIN = VIL or VIH

±0.5

±5.0

±10

µA

Maximum Quiescent

Supply Leakage

Current

ICC

6.0V

VIN = VCC or GND

IOUT = 0µA

4

40

160

µA

DC Electrical Characteristics continued (Voltages Referenced to GND)

LIMITS

PARAMETER

SYMBOL

VCC

CONDITIONS

25°C

85°C

FULL RANGE

4

UNITS

2.0V

90

115

135

3.0V

36

45

60

4.5V

18

23

27

Maximum Propagation

Delay,

Input A to Output Y

(Figure 1, 3)

tPLH, tPHL

6.0V

CL = 50pF,

Input

tr = tf = 6ns

15

20

23

ns

2.0V

120

150

180

3.0V

45

60

80

4.5V

24

30

36

Maximum Propagation

Delay,

Output Enable to Y

(Figure 2,4)

tPLZ, tPHZ

6.0V

CL = 50pF,

Input

tr = tf = 6ns

20

26

31

ns

AC Electrical Characteristics5