| Electronic Components Datasheet Search |
|
IR3087MPBF Datasheet(PDF) 15 Page - International Rectifier |
|
|
|||||||||||||||||||||||||||||
IR3087MPBF Datasheet(HTML) 15 Page - International Rectifier |
|
15 / 35 page ![]() IR3087PBF DESIGN PROCEDURES - IR3081A AND IR3087 CHIPSET IR3081A EXTERNAL COMPONENTS Oscillator Resistor Rosc The oscillator of IR3081A generates a triangle waveform to synchronize the phase ICs, and the switching frequency of the each phase converter equals the oscillator frequency, which is set by the external resistor ROSC according to the curve in Figure 13. Soft Start Capacitor CSS/DEL Because the capacitor CSS/DEL programs four different time parameters, i.e. soft start delay time, soft start time, over-current latch delay time, and power good delay time, they should be considered together while choosing CSS/DEL. The SS/DEL pin voltage controls the slew rate of the converter output voltage, as shown in Figure 10. After the ENABLE pin voltage rises above 0.6V, there is a soft-start delay time tSSDEL, after which the error amplifier output is released to allow the soft start. The soft start time tSS represents the time during which converter voltage rises from zero to VO. tSS can be programmed by an external capacitor, which is determined by Equation (1). O SS O SS CHG DEL SS V t V t I C * 10 * 70 * 6 / − = = (1) Once CSS/DEL is chosen, the soft start delay time tSSDEL, the over-current fault latch delay time tOCDEL, and the delay time tVccPG from output voltage (VO) in regulation to Power Good are fixed and shown in Equations (2), (3) and (4) respectively. 6 / / 10 * 70 3 . 1 * 3 . 1 * − = = DEL SS CHG DEL SS SSDEL C I C t (2) 6 / / 10 * 40 115 . 0 * 115 . 0 * − = = DEL SS OCDISCHG DEL SS OCDEL C I C t (3) 6 / / 10 * 70 ) 3 . 1 735 . 3 ( * ) 3 . 1 065 . 0 8 . 3 ( * − − − = − − − = O DEL SS CHG O DEL SS VccPG V C I V C t (4) VDAC Slew Rate Programming Capacitor CVDAC and Resistor RVDAC The slew rate of VDAC down-slope SRDOWN can be programmed by the external capacitor CVDAC as defined in Equation (5), where ISINK is the sink current of VDAC pin as shown in Figure 15. The resistor RVDAC is used to compensate VDAC circuit and is determined by Equation (6). The slew rate of VDAC up-slope SRUP is proportional to that of VDAC down-slope and is given by Equation (7), where ISOURCE is the source current of VDAC pin as shown in Figure15. DOWN SINK VDAC SR I C = (5) 2 15 10 2 . 3 5 . 0 VDAC VDAC C R − ∗ + = (6) VDAC SOURCE UP C I SR = (7) Page 15 of 35 1/31/05 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |