| Electronic Components Datasheet Search |
|
MMA7455LR2 Datasheet(PDF) 20 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MMA7455LR2 Datasheet(HTML) 20 Page - Freescale Semiconductor, Inc |
|
20 / 27 page ![]() Sensors 20 Freescale Semiconductor MMA7455L LDPL 0: Level detection polarity is positive and detecting condi- tion is OR 3 axes. 1: Level detection polarity is negative detecting condition is AND 3 axes. PDPL 0: Pulse detection polarity is positive and detecting condi- tion is OR 3 axes. 1: Pulse detection polarity is negative and detecting con- dition is AND 3 axes. DRVO 0: Standard drive strength on SDA/SDO pin 1: Strong drive strength on SDA/SDO pin LDTH[7:0]: Level detection threshold value. If THOPT bit in Detection Control Register is “0”, it is unsigned 7 bits value and LDTH[7] should be “0”. If THOPT bit is “1”, it is signed 8 bits value. PDTH[6:0]: Pulse detection threshold value (unsigned 7 bits). XPDTH: This bit should be “0”. Min: PD[7:0] = 4’h01 = 0.5 ms Max: PD[7:0] = 4’hFF = 127 ms 1 LSB = 0.5 ms Min: LT[7:0] = 8’h01 = 1 ms Max: LT[7:0] = 8’hFF = 255 ms 1 LSB = 1 ms Min: TW[7:0] = 8’h01 = 1 ms (Single pulse detection) Max: TW[7:0] = 8’hFF = 255 ms 1 LSB = 1 ms $19: Control 2 (Read/Write) D7 D6 D5 D4 D3 D2 D1 D0 Bit DRVO PDPL LDPL Function 0 0 0 0 0 0 0 0 Default $1A: Level detection threshold limit value (Read/Write) D7 D6 D5 D4 D3 D2 D1 D0 Bit LDTH[7] LDTH[6] LDTH[5] LDTH[4] LDTH[3] LDTH[2] LDTH[1] LDTH[0] Function 0 0 0 0 0 0 0 0 Default $1B: Pulse detection threshold limit value (Read/Write) D7 D6 D5 D4 D3 D2 D1 D0 Bit XPDTH PDTH[6] PDTH[5] PDTH[4] PDTH[3] PDTH[2] PDTH[1] PDTH[0] Function 0 0 0 0 0 0 0 0 Default $1C: Pulse duration value (Read/Write) D7 D6 D5 D4 D3 D2 D1 D0 Bit PD[7] PD[6] PD[5] PD[4] PD[3] PD[2] PD[1] PD[0] Function 0 0 0 0 0 0 0 0 Default $1D: Latency time value (Read/Write) D7 D6 D5 D4 D3 D2 D1 D0 Bit LT[7] LT[6] LT[5] LT[4] LT[3] LT[2] LT[1] LT[0] Function 0 0 0 0 0 0 0 0 Default $1E: Time window for 2nd pulse value (Read/Write) D7 D6 D5 D4 D3 D2 D1 D0 Bit TW[7] TW[6] TW[5] TW[4] TW[3] TW[2] TW[1] TW[0] Function 0 0 0 0 0 0 0 0 Default |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |