SLG47115 datasheet(82/255 Pages) RENESAS

82 / 255 page

R19DS0118EU0119 Rev.1.19

Page 82

Sep 16, 2024

SLG47115 Datasheet

10. Connection Matrix

10.1 Connection Matrix Structure

The Connection Matrix in the SLG47115 is used to create the internal routing for internal functional macrocells of

the device once it is programmed. The registers are programmed from the one-time NVM cell during Test mode

operation. The output of each functional macrocell within the SLG47115 has a specific digital bit code assigned to

it, that is either set to active “HIGH”, or inactive “LOW”, based on the design that is created. Once the 2048

The Connection matrix has 64 inputs and 96 outputs. Each of the 64 inputs to the Connection matrix is hard-wired

to the digital output of a particular source macrocell, including IO pins, LUTs, analog comparators, other digital

resources, such as VDD and GND. The input to a digital macrocell uses a 6-bit register to select one of these 64

input lines.

For a complete list of the SLG47115’s register table, see Section 23. Register Definitions.

Figure 52. Connection Matrix

Figure 53. Connection Matrix Example

GND

LUT2_0/DFF OUT

LUT2_1/DFF OUT

LUT2_2/DFF OUT

Matrix input signal

functions

TSD_FAULT

VDD

Function

Registers

Diff_Amp_Integrator_En

registers [569:564]

GPIO0

digital output

registers [5:0]

GPIO0

digital output OE

registers [11:6]

GPIO1

digital output

registers [17:12]

Matrix inputs

Matrix outputs

LUT

GPIO4

GPIO0

GPIO1

Function

GPIO0

GPIO1

Connection Matrix

LUT

GPIO4

SLG47115 Datasheet(PDF) 82 Page - Renesas Technology Corp

SLG47115 Datasheet(HTML) 82 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL