ESD+

ESD+

LMP92018

www.ti.com

SNAS514B – NOVEMBER 2011 – REVISED MAY 2013

PIN DESCRIPTIONS (continued)

Name

Pin

Function

ESD Structures

OUT[3:0]

10:13

Analog output

DOUT

9

SPI Data Output

General Purpose Digital I/O. Logic level

GPIO[11:0]

15:18; 20:27

is referenced to VGPIO pin.

CSB

6

SPI Chip Select, Active LO

SCLK

7

SPI Data Clock

DIN

8

SPI Data Input

DRBYB

19

Data Ready, open-drain active LO

ADC/DAC Voltage Reference Input or

REF

36

Output

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings

(1) (2) (3)

VDD Relative to GND

−0.3V to 6.0V

VIO Relative to GND

−0.3V to VDD

VGPIO Relative to GND

−0.3V to VDD

Voltage between any 2 pins(4)

6.0V

Current in or out of any pin(4)

5mA

32mA, TA = 125°C

Current through VDD

44mA, TA = 85°C

Current through VGPIO

20mA, TA = 125°C

54mA, TA = 125°C

Current through GND

66mA, TA = 85°C

Junction Temperature

+150°C

Storage Temperature Range

−65°C to +150°C

Human Body Model

2500V

ESD Susceptibility(5)

Machine Model

200V

Charged Device Model

1500V

(1)

“Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of

device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or

other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The recommended Operating

Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

(2)

All voltages are measured with respect to GND = 0V, unless otherwise specified.

(3)

If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.

(4)

When the input voltage (VIN) at any pin exceeds power supplies (VIN < GND or VIN > VDD), the current at that pin must not exceed

5mA, and the voltage (VIN) at that pin relative to any other pin must not exceed 6.0V. See Pin Descriptions for additional details of input

circuit structures.

(5)

The Human Body Model (HBM) is a 100 pF capacitor charged to the specified voltage then discharged through a 1.5k

Ω resistor into

each pin. The Machine Model (MM) is a 200 pF capacitor charged to specified voltage then discharged directly into each pin. The

Charged Device Model (CDM) is a specified circuit characterizing an ESD event that occurs when a device acquires charge through

some triboelectric (frictional) or electrostatic induction process and then abruptly touches a grounded object or surface.

Copyright © 2011–2013, Texas Instruments Incorporated

Submit Documentation Feedback

5

Product Folder Links: LMP92018