| Electronic Components Datasheet Search |
|
LP3918TL/NOPB Datasheet(PDF) 11 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP3918TL/NOPB Datasheet(HTML) 11 Page - Texas Instruments |
|
11 / 38 page ![]() LP3918 www.ti.com SNVS476D – AUGUST 2007 – REVISED MAY 2013 Charger Electrical Characteristics Unless otherwise noted, VCHG-IN = 5V, VIN ( = VIN1 = VIN2 = BATT) = 3.6V.CCHG_IN = 10µF, CBATT = 30µF. Charger set to default settings unless otherwise noted. Typical values and limits appearing in normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, Ta = TJ = −25°C to +85°C. (1) (2) Limit Symbol Parameter Condition Typ Units Min Max VCHG-IN Input Voltage 4.5 6.5 Range V Operating Range 4.5 6 VOK_CHG CHG_IN OK trip- VCHG_IN - VBATT (Rising) 200 mV point VCHG_IN - VBATT (Falling) 50 VTERM Battery Charge Default 4.2 V Termination voltage VTERM voltage TJ = 25°C -0.35 +0.35 % tolerance TJ = 0°C to 85°C -1 +1 ICHG Fast Charge ICHG = 450mA -10 +10 % Current Accuracy Programmable full- 6.0V ≥ VCHG_IN ≥ 4.5V 50 950 mA rate charge current VBATT < (VCHG_IN - VOK_CHG) range(default VFULL_RATE < VBATT < VTERM 100mA) (3) Default 100 Charge current 50 programming step IPREQUAL Pre-qualification VBATT = 2V 50 40 60 mA current ICHG_USB CHG_IN 5.5V ≥ VCHG_IN ≥ Low programmable 4.5V 100 current in USB VBATT < (VCHG_IN - mode VOK_CHG) mA VFULL_RATE < VBATT High 450 < VTERM Default = 100mA 100 VFULL_RATE Full-rate VBATT rising, transition from pre-qual to 3.0 2.9 3.1 qualification full-rate charging V threshold IEOC End of Charge 0.1C option selected 10 Current, % of full- % rate current VRESTART Restart threshold VBATT falling, transition from EOC to full- 4.05 3.97 4.13 voltage rate charge mode. Default options V selected - 4.05V IMON IMON Voltage 1 ICHG = 100mA 0.247 V IMON Voltage 2 ICHG = 450mA 1.112 0.947 1.277 TREG Regulated junction (4) 115 °C temperature (1) All electrical characteristics having room-temperature limits are tested during production with TJ = 25°C. All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control. (2) Junction-to-ambient thermal resistance ( θJA) is taken from thermal modelling result, performed under the conditions and guidelines set forth in the JEDEC standard JESD51-7. The value of ( θJA) of this product could fall within a wide range, depending on PWB material, layout, and environmental conditions. In applications where high maximum power dissipation exists (high VIN, high IOUT), special care must be paid to thermal dissipation issues in board design. (3) Full charge current is specified for CHG_IN = 4.5 to 6.0V. At higher input voltages, increased power dissipation may cause the thermal regulation to limit the current to a safe level, resulting in longer charging time. (4) Specified by design. Not production tested. Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 11 Product Folder Links: LP3918 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |