Electronic Components Datasheet Search
  English  ▼

X  

PCM1609APT Datasheet(PDF) 12 Page - Texas Instruments

Part # PCM1609APT
Description  24-BIT 192-kHz SAMPLING 8-CHANNEL ENHANCED MULTILEVEL DELTA-SIGMA DIGITAL-TO-ANALOG CONVERTER
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

PCM1609APT Datasheet(HTML) 12 Page - Texas Instruments

Back Button PCM1609APT Datasheet HTML 8Page - Texas Instruments PCM1609APT Datasheet HTML 9Page - Texas Instruments PCM1609APT Datasheet HTML 10Page - Texas Instruments PCM1609APT Datasheet HTML 11Page - Texas Instruments PCM1609APT Datasheet HTML 12Page - Texas Instruments PCM1609APT Datasheet HTML 13Page - Texas Instruments PCM1609APT Datasheet HTML 14Page - Texas Instruments PCM1609APT Datasheet HTML 15Page - Texas Instruments PCM1609APT Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 47 page
background image
www.ti.com
SYSTEM CLOCK AND RESET FUNCTIONS
SYSTEM CLOCK INPUT
tw(SCKH)
System Clock
tw(SCKL)
2 V
0.8 V
H
L
System Clock
Pulse Cycle
Time(1)
T0005A08
SYSTEM CLOCK OUTPUT
PCM1609A
SLES145B – AUGUST 2005 – REVISED MARCH 2008
The PCM1609A requires a system clock for operating the digital interpolation filters and multilevel delta-sigma
modulators. The system clock is applied at the SCKI input (pin 38). Table 1 shows examples of system clock
frequencies for common audio sampling rates.
Figure 19 shows the timing requirements for the system clock input. For optimal performance, it is important to
use a clock source with low phase jitter and noise. The PLL170x multiclock generator from Ti is an excellent
choice for providing the PCM1609A system clock.
Table 1. System Clock Rates for Common Audio Sampling Frequencies
SYSTEM CLOCK FREQUENCY (fSCLK)
SAMPLING FREQUENCY
(MHz)
(kHz)
128 fS
192 fS
256 fS
384 fS
512 fS
768 fS
8
(1)
(1)
2.048
3.072
4.096
6.144
16
(1)
(1)
4.096
6.144
8.192
12.288
32
(1)
(1)
8.192
12.288
16.384
24.576
44.1
(1)
(1)
11.2896
16.9344
22.5792
33.8688
48
(1)
(1)
12.288
18.432
24.576
36.864
96
(1)
(1)
24.576
36.864
49.152
(1)
192
24.576
36.864
(1)
(1)
(1)
(1)
(1)
This system clock is not supported for the given sampling frequency.
SYMBOL
MIN
MAX
UNIT
tw(SCKH)
System clock pulse duration, HIGH
7
ns
tw(SCKL)
System clock pulse duration, LOW
7
ns
(1)
1/128 fS, 56 fS, 1/384 fS, 1/512 fS, and 1/768 fS.
Figure 19. System Clock Timing
A buffered version of the system clock input is available at the SCKO output (pin 39). SCKO can operate at
either full (fSCKI) or half (fSCKI/2) rate. The SCKO output frequency can be programmed using the CLKD bit of
register 9. The SCKO output pin can also be enabled or disabled using the CLKE bit of register 9. If the SCKO
output is not required, it is recommended to disable it using the CLKE bit. The default is SCKO enabled.
12
Submit Documentation Feedback
Copyright © 2005–2008, Texas Instruments Incorporated
Product Folder Link(s): PCM1609A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com