V+

GND

LM2765

CAP-

CAP+

OUT

SD

13

LM2765

www.ti.com

SNVS070D – MARCH 2000 – REVISED SEPTEMBER 2016

Product Folder Links: LM2765

Submit Documentation Feedback

Copyright © 2000–2016, Texas Instruments Incorporated

11 Layout

11.1 Layout Guidelines

The high switching frequency and large switching currents of the LM2765 make the choice of layout important.

Use the following steps as a reference to ensure the device is stable and maintains proper LED current

regulation across its intended operating voltage and current range.

•

Place CIN on the top layer (same layer as the LM2765) and as close as possible to the device. Connecting

the input capacitor through short, wide traces to both the V+ and GND pins reduces the inductive voltage

spikes that occur during switching which can corrupt the V+ line.

•

Place COUT on the top layer (same layer as the LM2765) and as close as possible to the OUT and GND pin.

The returns for both CIN and COUT must come together at one point, as close as possible to the GND pin.

Connecting COUT through short, wide traces reduce the series inductance on the OUT and GND pins that can

corrupt the VOUT and GND lines and cause excessive noise in the device and surrounding circuitry.

•

Place C1 on the top layer (same layer as the LM2765 device) and as close as possible to the device.

Connect the flying capacitor through short, wide traces to both the CAP+ and CAP– pins.

11.2 Layout Example

Figure 15. Typical Layout for LM2765