Electronic Components Datasheet Search
  English  ▼

X  

PCF85263ATL/AX Datasheet(PDF) 28 Page - NXP Semiconductors

Part # PCF85263ATL/AX
Description  Tiny Real-Time Clock/calendar with alarm function, battery switch-over, time stamp input, and I2C-bus
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF85263ATL/AX Datasheet(HTML) 28 Page - NXP Semiconductors

Back Button PCF85263ATL/AX Datasheet HTML 24Page - NXP Semiconductors PCF85263ATL/AX Datasheet HTML 25Page - NXP Semiconductors PCF85263ATL/AX Datasheet HTML 26Page - NXP Semiconductors PCF85263ATL/AX Datasheet HTML 27Page - NXP Semiconductors PCF85263ATL/AX Datasheet HTML 28Page - NXP Semiconductors PCF85263ATL/AX Datasheet HTML 29Page - NXP Semiconductors PCF85263ATL/AX Datasheet HTML 30Page - NXP Semiconductors PCF85263ATL/AX Datasheet HTML 31Page - NXP Semiconductors PCF85263ATL/AX Datasheet HTML 32Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 100 page
background image
PCF85263A
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 4.1 — 27 November 2015
28 of 100
NXP Semiconductors
PCF85263A
Tiny RTC with alarm, battery switch-over, and I2C-bus
8.5.1.3
WatchDog interrupts
The generation of interrupts from the WatchDog functions is controlled via the WatchDog
interrupt enable bits; WDIEA and WDIEB. These bits are in registers INTA_enable
(address 29h) and INTB_enable (address 2Ah).
The assertion of the flag WDF can be used to generate an interrupt at pins INTA and
INTB. The interrupt may be generated as a pulsed signal every time the WatchDog
counter reaches the end of the countdown period. Alternatively as a permanently active
signal which follows the condition of bit WDF. WDF remains set until cleared by command.
When enabled, interrupts are triggered every time the WatchDog counter reaches the end
of the countdown period and even if the WDF is not cleared, an interrupt pulse can be
generated.
See Section 8.9 on page 38 for interrupt control.
8.6 RAM byte
[1]
Default value.
The PCF85263A provides a free RAM byte, which can be used for any purpose, for
example, status bits of the system.
8.7 Timestamps
There are three timestamp registers which can be independently configured to record the
time for battery switch-over events and/or transitions on the TS pin.
Each timestamp register has an associated flag. It is also possible to generate an interrupt
signal for every timestamp register update.
Fig 15. WatchDog single shot mode
Table 19.
RAM_byte - 8-bit RAM register (address 2Ch) bit description
Bit
Symbol
Value
Description
7 to 0
B[7:0]
00000000[1] to
11111111
RAM content



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com