Electronic Components Datasheet Search
  English  ▼

X  

SPSB100 Datasheet(PDF) 132 Page - STMicroelectronics

Part # SPSB100
Description  Automotive power management IC for highly integrated processors
PDF  213 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPSB100 Datasheet(HTML) 132 Page - STMicroelectronics

Back Button SPSB100 Datasheet HTML 128Page - STMicroelectronics SPSB100 Datasheet HTML 129Page - STMicroelectronics SPSB100 Datasheet HTML 130Page - STMicroelectronics SPSB100 Datasheet HTML 131Page - STMicroelectronics SPSB100 Datasheet HTML 132Page - STMicroelectronics SPSB100 Datasheet HTML 133Page - STMicroelectronics SPSB100 Datasheet HTML 134Page - STMicroelectronics SPSB100 Datasheet HTML 135Page - STMicroelectronics SPSB100 Datasheet HTML 136Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 132 / 213 page
background image
Bit
Name
Description
14
RES
Reserved
13
MASK_CL4_TW_IRQ
1: IRQ masked
0: IRQ not masked
12
MASK_CL3_TW_IRQ
1: IRQ masked
0: IRQ not masked
11
MASK_CL2_TW_IRQ
1: IRQ masked
0: IRQ not masked
10
MASK_CL1_TW_IRQ
1: IRQ masked
0: IRQ not masked
9
MASK_CL0_TW_IRQ
1: IRQ masked
0: IRQ not masked
8
MASK_OUTHS_IRQ
1: IRQ masked
0: IRQ not masked
Table 99. DCR7 (0x07) LSB
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
MASK_SPI_ERROR_IRQ
MASK_NFSO1_ECHO_ERROR_IRQ
MASK_WD_ENA_ECHO_ERROR_IRQ
MASK_FCCU_ENA_ECHO_ERROR_IRQ
CRC3
CRC2
CRC1
CRC0
Mask SPI error interrupt bit
Mask NFSO1 echo error interrupt bit
Mask watchdog enable echo error interrupt bit
Mask FCCU enable echo error interrupt bit
Cyclic redundancy
checking bit 3
Cyclic redundancy
checking bit 2
Cyclic redundancy
checking bit 1
Cyclic redundancy
checking bit 0
Table 100. DCR7 (0x07) LSB description
Bit
Name
Description
7
MASK_SPI_ERROR_IRQ
1: IRQ masked
0: IRQ not masked
6
MASK_NFSO1_ECHO_ERROR_IRQ
1: IRQ masked
0: IRQ not masked
5
MASK_WD_ENA_ECHO_ERROR_IRQ
1: IRQ masked
0: IRQ not masked
4
MASK_FCCU_ENA_ECHO_ERROR_IRQ
1: IRQ masked
0: IRQ not masked
3
CRC3
2
CRC2
1
CRC1
0
CRC0
Table 101. DCR8 (0x08) MSB
Bit 23
Bit 22
Bit 21
Bit 20
Bit 19
Bit 18
Bit 17
Bit 16
- (R0)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
0 (R/W)
RES
MASK_SWDBG_VIO_IRQ
MASK_LP_READY_IRQ
CLR_TSD_CNT_FAIL
MASK_BUCK3_OC_POWER_OFF
MASK_BUCK2_OC_POWER_OFF
MASK_BUCK1_OC_POWER_OFF
MASK_BUCK3_UV_POWER_OFF
Reserved
Mask software debug VIO
interrupt bit
Mask low power mode
ready interrupt bit
Clear TSD_CNT_FAIL
bit
Mask BUCK3 overcurrent power off
bit
Mask BUCK2 overcurrent power off
bit
Mask BUCK1 overcurrent power off
bit
Mask BUCK3 undervoltage power
off bit
SPSB100
SPI registers
DS14640 - Rev 2
page 132/213



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com