 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SPSB100 Datasheet(PDF) 168 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPSB100 Datasheet(HTML) 168 Page - STMicroelectronics |
|
|
168 / 213 page  Table 226. DSR3 (0x33) LSB description Bit Name Description 7 GNDLOSS 1: Digital or analog central ground loss detected 0: No error 6 OSC_ERROR 1: The oscillator monitor reported an error 0: No error reported 5 SPI_REG_COMP_ERROR 1: The SPI safety registers monitor reported an error 0: No error reported 4 FSM_COMP_ERROR 1: The Main finite state machine monitor reported an error 0: No error reported 3 CRC 3 2 CRC 2 1 CRC 1 0 CRC 0 Table 227. DSR4 (0x24) MSB Bit 23 Bit 22 Bit 21 Bit 20 Bit 19 Bit 18 Bit 17 Bit 16 - (R0) 0 (RC1L) 0 (RC1L) 0 (RC1L) 0 (RC1L) 0 (RC1L) 0 (RC1L) 0 (RC1L) RES SPI_ALL_WAKEUP_DISABLE SPI_CLK_CNT SPI_CSN_TIMEOUT SPI_CRC_ERR SPI_SDI_STUCK_HIGH SPI_SDI_STUCK_LOW SPI_UNDEF_ADD Reserved SPI all wake up disable bit SPI clock counter bit SPI CSN timeout bit SPI CRC error bit SPI SDI Stuck high bit SPI SDI Stuck Low bit SPI undefined address bit Table 228. DSR4 (0x24) MSB description Bit Name Description 23 RES Reserved 22 SPI_ALL_WAKEUP_DISABLE SPI tentative occurs to disable all wake up sources. This tentative for last wake up disable has not been performed 21 SPI_CLK_CNT SPI clock counter 1: Indicates an SPI frame with the wrong number of CLK cycles was detected bit is latched until a valid SPI frame 20 SPI_CSN_TIMEOUT 1: SPI CSN time-out error detected 19 SPI_CRC_ERR 1: SPI CRC error detected 18 SPI_SDI_STUCK_HIGH 1: SPI SDI stuck at high level 17 SPI_SDI_STUCK_LOW 1: SPI SDI stuck at low level 16 SPI_UNDEF_ADD 1: SPI access to undefined address Table 229. DSR4 (0x24) Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0 (RC1L) 0 (RC1L) 0 (RC1L) 0 (RC1L) 0 (RC1L) 0 (RC1L) 0 (RC1L) 0 (RC1L) SPI_STATUS_WRT SPI_LBISTED FBB_OV_EW FBB_UV_EW VS_UV_EW RES TW_CL4 TW_CL3 SPI status write bit SPI LBIST test bit FBB overvoltage early warning bit FBB undervoltage early warning bit VS undervoltage early warning bit Reserved bit Thermal warning of cluster 4 bit Thermal warning of cluster 3 bit SPSB100 SPI registers DS14640 - Rev 2 page 168/213 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
