6.5 Electrical Characteristics (continued)

TJ = –40°C to +125°C; typical values at TJ = 25°C, V(VS) = 12 V, C(VCAP) = 0.1 µF, V(EN/UVLO) = 3.3 V, over operating free-air

temperature range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

V(VCAP UVLO)

V(VCAP) – V(S) UV release at rising

edge

5.7

6.5

7.5

V

V(VCAP UVLO)

V(VCAP) – V(S) UV threshold at falling

edge

5.05

5.4

6.2

V

OVERVOLTAGE PROTECTION

V(OVR)

Overvoltage threshold input, rising

1.165

1.25

1.333

V

V(OVF)

Overvoltage threshold input, falling

1.063

1.143

1.222

V

V(OV_Hys)

OV Hysteresis

100

mV

I(OV)

OV Input leakage current

0 V < V(OV) < 5 V

12

50

110

nA

6.6 Switching Characteristics

TJ = –40°C to +125°C; typical values at TJ = 25°C, V(VS) = 12 V, CIN = C(VCAP) = COUT = 0.1 µF, V(EN/UVLO) = 3.3 V, over

operating free-air temperature range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

ENTDLY

EN high to Gate Turn On delay

V(VCAP) > V(VCAP UVLOR), V(EN/UVLO) >

V(EN_UVLOR) to V(GATE-SRC) > 5 V, C(GATE-

SRC) = 4.7 nF LM74502H

75

110

µs

tUVLO_OFF(deg

)_GATE

GATE Turnoff delay during EN/UVLO

V(EN/UVLO) ↓ to V(GATE-SRC) < 1 V, C(GATE-

SRC) = 4.7 nF

2

µs

tOVP_OFF(deg)_

GATE

GATE Turnoff delay during OV

V(OV) ↑ to V(GATE-SRC) < 1 V, C(GATE-SRC)

= 4.7 nF

0.6

1

µs

tOVP_ON(deg)_G

ATE

GATE Turnon delay during OV

V(OV) ↓ to V(GATE-SRC) > 5 V, C(GATE-SRC)

= 4.7 nF

LM74502H

5

10

µs

LM74502, LM74502H

SNOSDE5A – DECEMBER 2021 – REVISED MAY 2022

www.ti.com

6

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

Product Folder Links: LM74502 LM74502H