Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

STA1085 Datasheet(PDF) 40 Page - STMicroelectronics

Part # STA1085
Description  Accordo2 family – Automotive dual core processor for car radio and display audio application
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA1085 Datasheet(HTML) 40 Page - STMicroelectronics

Back Button STA1085 Datasheet HTML 36Page - STMicroelectronics STA1085 Datasheet HTML 37Page - STMicroelectronics STA1085 Datasheet HTML 38Page - STMicroelectronics STA1085 Datasheet HTML 39Page - STMicroelectronics STA1085 Datasheet HTML 40Page - STMicroelectronics STA1085 Datasheet HTML 41Page - STMicroelectronics STA1085 Datasheet HTML 42Page - STMicroelectronics STA1085 Datasheet HTML 43Page - STMicroelectronics STA1085 Datasheet HTML 44Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 127 page
background image
Signal description
STA108x, STA109x
40/127
DS13319 Rev 2
JTAG_TDI
T1
I
VDD_IO JTAG. Test Data In.
JTAG_TDO
T2
O
VDD_IO JTAG. Test Data Output.
JTAG_TMS
T4
I
VDD_IO JTAG. Test Mode Select.
JTAG_TRSTn
U2
I
VDD_IO
JTAG. TRSTn.
If the Debug Port is not used, the JTAG_TRSTn
can be left unconnected (internal pull-down).
JTAG1_TCK
GPIO109(1)
S_GPIO4
U11
P4
I
VDD_IO
JTAG1. Test Clock.
This is an optional JTAG interface, not enabled
by default. If enabled, it connects to Cortex-R4
only and allows the parallel debugging of the
Cortex-R4 and Cortex-M3 processors without
chaining them but using two separate JTAG
interfaces. If JTAG1 is not enabled, the debug
interface is controlled through the JTAG
dedicated interface only.
JTAG1_TDI
GPIO118(1)
S_GPIO1
U12
D7
I
VDD_IO
JTAG1. Test Data In.
This is an optional JTAG interface, not enabled
by default. If enabled, it connects to Cortex-R4
only and allows the parallel debugging of the
Cortex-R4 and Cortex-M3 processors without
chaining them but using two separate JTAG
interfaces. If JTAG1 is not enabled, the debug
interface is controlled through the JTAG
dedicated interface only.
JTAG1_TDO
GPIO117(1)
S_GPIO0
P11
D6
O
VDD_IO
JTAG1. Test Data Out.
This is an optional JTAG interface, not enabled
by default. If enabled, it connects to Cortex-R4
only and allows the parallel debugging of the
Cortex-R4 and Cortex-M3 processors without
chaining them but using two separate JTAG
interfaces. If JTAG1 is not enabled, the debug
interface is controlled through the JTAG
dedicated interface only.
Table 15. Debug signals (continued)
Name
GPIOs
Balls
DIR
Power
Domain
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com