Electronic Components Datasheet Search
  English  ▼

X  

STA1095 Datasheet(PDF) 14 Page - STMicroelectronics

Part # STA1095
Description  Accordo2 family – Automotive dual core processor for car radio and display audio application
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA1095 Datasheet(HTML) 14 Page - STMicroelectronics

Back Button STA1095 Datasheet HTML 10Page - STMicroelectronics STA1095 Datasheet HTML 11Page - STMicroelectronics STA1095 Datasheet HTML 12Page - STMicroelectronics STA1095 Datasheet HTML 13Page - STMicroelectronics STA1095 Datasheet HTML 14Page - STMicroelectronics STA1095 Datasheet HTML 15Page - STMicroelectronics STA1095 Datasheet HTML 16Page - STMicroelectronics STA1095 Datasheet HTML 17Page - STMicroelectronics STA1095 Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 127 page
background image
System description
STA108x, STA109x
14/127
DS13319 Rev 2
In order to generate multiple sampling rate audio frequencies, a dedicated fractional PLL is
also provided. This PLL also allows an efficient implementation of iPOD playback, by
dynamically adjusting the reconstructed audio sampling rate without CPU overload.
2.4.3
Sound DSP
Accordo2 is equipped with three (3) 150 MIPS DSPs (for a total of 450 MIPS) dedicated to
sound processing, fully integrated with the sound subsystem with a specific isochronous
bus. DSPs are provided with an integrated sound processing library implementing effects
like Spatialization, Balancing and Equalizer.
The DSP Core is a 24-bit fixed point Harvard architecture and is equipped with:
–
6 k x 32 bit (64 kByte) program PRAM
–
4 k x 24 bit (18 kByte) data XRAM
–
4 k x 24 bit (18 kByte) data YRAM
Each DSP is connected to other DSPs and audio peripherals by means of an isochronous
bus infrastructure which guarantees a controlled throughput and latency for all audio
transfers.
2.5
SDMMC
Accordo2 is equipped with 2 SDMMC controllers, allowing mass storage devices or Wi-Fi
modems.
Both interfaces implement the following specification:
eMMC - MultiMedia Card 4.4
–
26/52 MHz
–
1,4,8 bit of data
SD/SDIO 4.0
–
4 bit interface
–
SDSC/SDHC/SDXC limited to 50MHz SDR freq.
Both interfaces can be used in conjunction with DMA to efficiently implement data transfer
with minimal CPU load for handling interrupts.
2.6
DMA
DMA is designed to efficiently perform memory to memory, and memory to peripherals
transfers, offloading such tasks from the processor, thus reducing interrupt handling load.
DMA provides 16 independent channels which can be dynamically assigned to different
data-paths. Complex Scatter/gather transfers can be implemented by programming specific
DMA command linked lists.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com