Electronic Components Datasheet Search
  English  ▼

X  

ICSXXXXYGLFT Datasheet(PDF) 13 Page - Integrated Circuit Systems

Part # ICSXXXXYGLFT
Description  Low Power Clock Chip for Serverworks HT2400 Servers
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICSXXXXYGLFT Datasheet(HTML) 13 Page - Integrated Circuit Systems

Back Button ICSXXXXYGLFT Datasheet HTML 9Page - Integrated Circuit Systems ICSXXXXYGLFT Datasheet HTML 10Page - Integrated Circuit Systems ICSXXXXYGLFT Datasheet HTML 11Page - Integrated Circuit Systems ICSXXXXYGLFT Datasheet HTML 12Page - Integrated Circuit Systems ICSXXXXYGLFT Datasheet HTML 13Page - Integrated Circuit Systems ICSXXXXYGLFT Datasheet HTML 14Page - Integrated Circuit Systems ICSXXXXYGLFT Datasheet HTML 15Page - Integrated Circuit Systems ICSXXXXYGLFT Datasheet HTML 16Page - Integrated Circuit Systems ICSXXXXYGLFT Datasheet HTML 17Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
13
ICS932S825
1276D—10/25/07
SMBus Table: Frequency Select and Spread Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
Reserved
Reserved
RW
Reserved
Reserved
0
Bit 6
Reserved
Reserved
RW
Reserved
Reserved
0
Bit 5
Reserved
Reserved
RW
Reserved
Reserved
0
Bit 4
SS_EN
Spread Spectrum Enable
RW
Latched
Bit 3
FS3
Freq Select Bit 3
RW
0
Bit 2
FS2
Freq Select Bit 2
RW
Latched
Bit 1
FS1
Freq Select Bit 1
RW
Latched
Bit 0
FS0
Freq Select Bit 0
RW
Latched
SMBus Table: Output Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
REF2
Output Enable
RW
Hi-Z
Enable
1
Bit 6
REF1
Output Enable
RW
Hi-Z
Enable
1
Bit 5
REF0_RUN
Output Enable
RW
Disable (Low)
Enable
1
Bit 4
PCICLK1
Output Enable
RW
Disable (Low)
Enable
1
Bit 3
PCICLK0
Output Enable
RW
Disable (Low)
Enable
1
Bit 2
Reserved
Reserved
RW
Reserved
Reserved
1
Bit 1
48MHz_1
Output Enable
RW
Disable (Low)
Enable
1
Bit 0
48MHz_0
Output Enable
RW
Disable (Low)
Enable
1
SMBus Table: Output Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
Reserved
Reserved
RW
Reserved
Reserved
0
Bit 6
CPUK8G_L(6)
RW
Disable
Enable
1
Bit 5
CPUK8G_L(5)
RW
Disable
Enable
1
Bit 4
CPUK8G_L(4)
RW
Disable
Enable
1
Bit 3
CPUK8G_L(3)
RW
Disable
Enable
1
Bit 2
CPUK8G_L(2)
RW
Disable
Enable
1
Bit 1
CPUK8G_L(1)
RW
Disable
Enable
1
Bit 0
CPUK8G_L(0)
RW
Disable
Enable
1
SMBus Table: Output Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
Reserved
Reserved
RW
Reserved
Reserved
0
Bit 6
PCIe_L6
RW
Disable
Enable
1
Bit 5
PCIe_L5
RW
Disable
Enable
1
Bit 4
PCIe_L4
RW
Disable
Enable
1
Bit 3
PCIe_L3
RW
Disable
Enable
1
Bit 2
PCIe_L2
RW
Disable
Enable
1
Bit 1
PCIe_L1
RW
Disable
Enable
1
Bit 0
PCIe_L0
RW
Disable
Enable
1
Output Enable
When Disabled
CPUK8GT_L = 0
CPUK8GC_L = 0
Output Enable
When Disabled
PCIeT_L = 0
PCIeC_L = 0
38/37
33/34
31/32
25/26
23/24
Byte 0
-
-
-
43/42
Byte 3
-
40/39
Byte 2
-
47/46
45/44
59/58
57/56
53/52
51/50
-
4
6
Byte 1
5
See CPU Frequency Select
Table
-
-
-
-
29/30
17
10
9
16
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com