TPS799 datasheet(3/49 Pages) TI2

3 / 49 page

5 Pin Configuration and Functions

OUT

GND

Figure 5-1. DDC Package (Fixed), 5-Pin SOT-23-

THIN (Top View)

OUT

GND

Figure 5-2. DDC Package (Adjustable), 5-Pin

SOT-23-THIN (Top View)

OUT

GND

Figure 5-3. YZU Package (Fixed), 5-Pin DSBGA

(Top View)

OUT

GND

Figure 5-4. YZU Package (Adjustable), 5-Pin

DSBGA (Top View)

GND

OUT

GND

N/C

Figure 5-5. DRV Package (Fixed), 6-Pin WSON With

Exposed Thermal Pad (Top View)

GND

OUT

GND

N/C

Figure 5-6. DRV Package (Adjustable), 6-Pin WSON

With Exposed Thermal Pad (Top View)

Table 5-1. Pin Functions

I/O

DESCRIPTION

NAME

DDC

YZU

DRV

Input supply.

GND

3, Pad

—

Ground. The pad must be tied to GND.

Driving this pin high turns on the regulator. Driving this pin low puts the regulator into

shutdown mode. EN can be connected to IN if not used.

—

Fixed voltage versions only. Noise reduction; connecting this pin to an external capacitor

bypasses noise generated by the internal band gap. This capacitor allows output noise to

be reduced to very low levels.

Adjustable voltage version only. Feedback; this pin is the input to the control loop error

amplifier, and sets the output voltage of the device.

OUT

Output of the regulator. To assure stability, a small ceramic capacitor (total typical

capacitance ≥ 2 μF) is required from this pin to ground.

N/C

—

Not internally connected. This pin must either be left open, or tied to GND.

www.ti.com

TPS799

SBVS056L – JANUARY 2005 – REVISED FEBRUARY 2022

Submit Document Feedback

Product Folder Links: TPS799

TPS799 Datasheet(PDF) 3 Page - Texas Instruments

TPS799 Datasheet(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL