CTRL

GND

C3

L1

Rset

Vin

CTRL

SW

FB

COMP

GND

C1

Vin

C2

LEDs IN

LEDs Out

Minimize the

area of this

trace

Place enough

VIAs around

thermal pad to

enhance thermal

performance

21

TPS61165

www.ti.com

SLVS790E – NOVEMBER 2007 – REVISED APRIL 2019

Product Folder Links: TPS61165

Submit Documentation Feedback

Copyright © 2007–2019, Texas Instruments Incorporated

10 Power Supply Recommendations

The TPS61165 requires a single supply input voltage. This voltage can range from 3 V to 18 V and be able to

supply enough current for a given application.

11 Layout

11.1 Layout Guidelines

As for all switching power supplies, especially those high frequency and high current ones, layout is an important

design step. If layout is not carefully done, the regulator could suffer from instability as well as noise problems.

To reduce switching losses, the SW pin rise and fall times are made as short as possible. To prevent radiation of

high frequency resonance problems, proper layout of the high frequency switching path is essential. Minimize the

length and area of all traces connected to the SW pin, and always use a ground plane under the switching

regulator to minimize inter-plane coupling. The loop including the PWM switch, Schottky diode, and output

capacitor, contains high current rising and falling in nanosecond and must be kept as short as possible. The input

capacitor must be close to both the VIN pin and the GND pin to reduce the device supply ripple. Figure 20 shows

a sample layout.

11.2 Layout Example

Figure 20. Layout Recommendation