Electronic Components Datasheet Search
  English  ▼

X  

TUSB9261 Datasheet(PDF) 10 Page - Texas Instruments

Part # TUSB9261
Description  TUSB9261 USB 3.0 to SATA Bridge
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TUSB9261 Datasheet(HTML) 10 Page - Texas Instruments

Back Button TUSB9261 Datasheet HTML 6Page - Texas Instruments TUSB9261 Datasheet HTML 7Page - Texas Instruments TUSB9261 Datasheet HTML 8Page - Texas Instruments TUSB9261 Datasheet HTML 9Page - Texas Instruments TUSB9261 Datasheet HTML 10Page - Texas Instruments TUSB9261 Datasheet HTML 11Page - Texas Instruments TUSB9261 Datasheet HTML 12Page - Texas Instruments TUSB9261 Datasheet HTML 13Page - Texas Instruments TUSB9261 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 29 page
background image
SATA
Gen1/2
TUSB9260
HDD
USB 3.0
SuperSpeed
(1)
USB 2.0
High-speed
(1)
PC
with
USB 3.0
Support
TUSB9261
10
TUSB9261
SLLSE67I – MARCH 2011 – REVISED MARCH 2016
www.ti.com
Product Folder Links: TUSB9261
Submit Documentation Feedback
Copyright © 2011–2016, Texas Instruments Incorporated
7 Detailed Description
7.1 Overview
The major functional blocks are as follows:
•
Cortex M3 microcontroller subsystem including the following peripherals:
–
Time interrupt modules, including watchdog timer
–
Universal asynchronous receive/transmit (SCI)
–
SPI
–
General purpose input/output (GPIO)
–
PWM for support of PWM outputs (PWM)
•
USB 3.0 core (endpoint controller) and integrated USB 3.0 PHY
•
AHCI-compliant SATA controller and integrated SATA PHY
–
Supporting Gen1i, Gen1m, Gen2i, and Gen2m
•
Chip level clock generation and distribution
•
Support for JTAG 1149.1 and 1149.6
7.2 Functional Block Diagram
A.
USB connection is made at either SuperSpeed or high speed, depending on the upstream connection support.
7.3 Feature Description
7.3.1 Operation
7.3.1.1 General Functionality
The TUSB9261 ROM contains boot code that executes after a global reset, which performs the initial
configuration required to load a firmware image from an attached SPI flash memory to local RAM.
After the firmware is loaded, it configures the SATA advanced host controller interface host bus adapter (AHCI)
and the USB device controller. In addition, the configuration of the AHCI includes a port reset, which initiates an
out of band (OOB) TX sequence from the AHCI link layer to determine if a device is connected, and if so,
negotiate the connection speed with the device (3.0 Gbps or 1.5 Gbps).
The configuration of the USB device controller includes creation of the descriptors, configuration of the device
endpoints for support of UASP and USB mass storage class BOT, allocation of memory for the transmit request
blocks (TRBs), and creation of the TRBs necessary to transmit and receive packet data over the USB. In
addition, the firmware provides any other custom configuration required for application-specific implementation,
for example, a HID interface for user initiated backup.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com