| Electronic Components Datasheet Search |
|
DM505LRBABF Datasheet(PDF) 120 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DM505LRBABF Datasheet(HTML) 120 Page - Texas Instruments |
|
120 / 295 page ![]() vouti_clk vouti_vsync vouti_hsync vouti_d[23:0] vouti_de vouti_fld data_1 data_2 data_n odd even D1 D2 D3 D6 D6 D5 D6 D6 SWPS049-018 D4 vouti_clk Falling-edge Clock Reference Rising-edge Clock Reference 120 DM505 SPRS976E – NOVEMBER 2016 – REVISED MAY 2018 www.ti.com Submit Documentation Feedback Specifications Copyright © 2016–2018, Texas Instruments Incorporated CAUTION All pads/balls configured as vouti_* signals must be programmed to use slow slew rate by setting the corresponding CTRL_CORE_PAD_*[SLEWCONTROL] register field to SLOW (0b1). Table 5-31 and Figure 5-21 assume testing over the recommended operating conditions and electrical characteristic conditions. Table 5-31. DPI Video Output 1 Switching Characteristics(1)(2) NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT D1 tc(clk) Cycle time, output pixel clock vouti_clk 6.73 ns D2 tw(clkL) Pulse duration, output pixel clock vouti_clk low P×0.5-1 ns D3 tw(clkH) Pulse duration, output pixel clock vouti_clk high P×0.5-1 ns D5 td(clk-ctlV) Delay time, output pixel clock vouti_clk transition to output data vouti_d[23:0] valid DPI1 -1.33 1.01 ns D6 td(clk-dV) Delay time, output pixel clock vouti_clk transition to output control signals vouti_vsync, vouti_hsync, vouti_de, and vouti_fld valid DPI1 -1.33 1.01 ns (1) P = output vout1_clk period in ns. (2) All pads/balls configured as vouti_* signals must be programmed to use slow slew rate by setting the corresponding CTRL_CORE_PAD_*[SLEWCONTROL] register field to SLOW (0b1). (3) SERDES transceivers may be sensitive to the jitter profile of vouti_clk. See Application Note SPRAC62 for additional guidance. Figure 5-21. DPI Video Output(1)(2)(3) (1) The configuration of assertion of the data can be programmed on the falling or rising edge of the pixel clock. (2) The polarity and the pulse width of vout1_hsync and vout1_vsync are programmable, refer to the DSS section of the device TRM. (3) The vout1_clk frequency can be configured, refer to the DSS section of the device TRM. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |