Electronic Components Datasheet Search
  English  ▼

X  

MLX90255 Datasheet(PDF) 4 Page - Melexis Microelectronic Systems

Part # MLX90255
Description  Linear Optical Array
PDF  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MELEXIS [Melexis Microelectronic Systems]
Direct Link  http://www.melexis.com
Logo MELEXIS - Melexis Microelectronic Systems

MLX90255 Datasheet(HTML) 4 Page - Melexis Microelectronic Systems

  MLX90255 Datasheet HTML 1Page - Melexis Microelectronic Systems MLX90255 Datasheet HTML 2Page - Melexis Microelectronic Systems MLX90255 Datasheet HTML 3Page - Melexis Microelectronic Systems MLX90255 Datasheet HTML 4Page - Melexis Microelectronic Systems MLX90255 Datasheet HTML 5Page - Melexis Microelectronic Systems  
Zoom Inzoom in Zoom Outzoom out
 4 / 5 page
background image
MLX90255
Linear Optical Array
MLX90255 Linear Optical Array
Page 4 of 5
Rev 1.0 31-May-01
dependent. For the MLX90255 the responsivity
will peak at about 770nm.
Bill of Materials for the demo
•
an MLX90255 demo board with on-board
sensor device
•
optionally an external device connected to
the 5 pins header
•
a regulated power supply (6…10VDC)
•
an oscilloscope
Operation
To operate the demo board the following steps
are necessary:
•
apply 6…10VDC to the board
•
connect
an
oscilloscope
probe
to
the
VOUTA or VOUTB pin (depending on the
actual device of interest) and the scope
ground to the GND terminal
•
connect a second oscilloscope probe to the
SI terminal, and use this channel as a
triggering input
•
select the appropriate integration time and
CLK frequency. If the amount of impinging
energy is relatively large, a short integration
time
is
necessary
to
prevent
complete
saturation of the output.
Timing diagram
The first scan after power up is incorrect: the
chip needs 1 SI pulse and 133 CLK pulses to
initialize the complete device. The second SI
pulse is valid and starts the integration time after
18 clock pulses (see device specification). A
next SI pulse ends the integration time, and the
pixel values are scanned out to the output pin at
the rate of CLK.
Note that it is perfectly possible to stop the CLK
pulses after the 133
rd. After each SI pulse, 133
CLK pulses are necessary however.
When an SI pulse is given the chip always does
2 things:
•
It clocks out the former data of the pixels to
the OUT pin, at the rate of the CLK signal.
•
The device is in a reset state until the falling
edge of the 18
th CLK pulse. At that moment
the integration time starts.
Some oscilloscope screenshots to make it even more clear.
Integration Time
1st SI pulse
2nd SI pulse



Html Pages

1 2 3 4 5


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com