NXP Semiconductors

PCA9537

4-bit I2C-bus and SMBus low power I/O port with interrupt and reset

SCL

002aae641

2

1

0

A

P

70 %

30 %

SDA

input

50 %

INT

tv(INT)

trst(INT)

th(D)

tsu(D)

Figure 15. Expanded view of read input port register

SCL

002aad735

2

1

0

A

P

70 %

SDA

output

50 %

tv(Q)

Figure 16. Expanded view of write to output port register

11 Test information

PULSE

GENERATOR

VO

CL

50 pF

RL

500 Ω

002aab393

RT

VI

VDD

DUT

6.0 V

open

VSS

RL = load resistor.

CL = load capacitance includes jig and probe capacitance.

RT = termination resistance should be equal to the output impedance Zo of the pulse generators.

Figure 17. Test circuitry for switching times

PCA9537

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2021. All rights reserved.

Product data sheet

Rev. 7 — 8 September 2021

COMPANY PUBLIC

14 / 25