14 / 16 page

W209C
PRELIMINARY
Document #: 38-07171 Rev. *A
Page 14 of 16
Layout Diagram
G = VIA to GND plane layer
V =VIA to respective supply plane layer
Note: Each supply plane or strip should have a ferrite bead and capacitors
+2.5V Supply
FB
+3.3V Supply
C4
C1 & C3 = 10–22
µF
C2 & C4 = 0.005
µF
10
µF
FB
C1
C2
µ
0.005
µf
FB = Dale ILB1206 - 300 (300
Ω @ 100 MHz)
10
µF
0.005
µF
G
G
G
G
VDDQ2
VDDQ3
C3
C6 = 0.1
µF
G
G
5
Ω
VDDQ3
C5
C6
48
47
46
45
44
43
42
41
40
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
39
G
V
G
V
G
V
G
V
G
V
G
V
G
V
G
V
VDDQ3
Core
G
G
G
G
G
G
G
G
G
G
G
G
G
G
G
G
G
G
G
G
C5 = 47
µF