| Electronic Components Datasheet Search |
|
STM32F101X4 Datasheet(PDF) 56 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F101X4 Datasheet(HTML) 56 Page - STMicroelectronics |
|
56 / 87 page ![]() Electrical characteristics STM32F101x4, STM32F101x6 56/87 DocID15058 Rev 6 Output driving current The GPIOs (general-purpose inputs/outputs) can sink or source up to ±8 mA, and sink or source up to ±20 mA (with a relaxed VOL/VOH) except PC13, PC14 and PC15 which can sink or source up to +/-3mA. When using the GPIOs PC13 to PC15 in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF. In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 5.2: • The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run consumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating IVDD (see Table 6). • The sum of the currents sunk by all the I/Os on VSS plus the maximum Run consumption of the MCU sunk on VSS cannot exceed the absolute maximum rating IVSS (see Table 6). Output voltage levels Unless otherwise specified, the parameters given in Table 34 are derived from tests performed under the ambient temperature and VDD supply voltage conditions summarized in Table 8. All I/Os are CMOS and TTL compliant. Table 34. Output voltage characteristics Symbol Parameter Conditions Min Max Unit VOL(1) 1. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 6 and the sum of IIO (I/O ports and control pins) must not exceed IVSS. Output Low level voltage for an I/O pin when 8 pins are sunk at the same time CMOS port(2),, IIO = +8 mA, 2.7 V < VDD < 3.6 V 2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52. -0.4 V VOH(3) 3. The IIO current sourced by the device must always respect the absolute maximum rating specified in Table 6 and the sum of IIO (I/O ports and control pins) must not exceed IVDD. Output High level voltage for an I/O pin when 8 pins are sourced at the same time VDD–0.4 - VOL(1) Output low level voltage for an I/O pin when 8 pins are sunk at the same time TTL port(2) IIO = +8 mA 2.7 V < VDD < 3.6 V -0.4 V VOH(3) Output high level voltage for an I/O pin when 8 pins are sourced at the same time 2.4 - VOL(1) Output low level voltage for an I/O pin when 8 pins are sunk at the same time IIO = +20 mA(4) 2.7 V < VDD < 3.6 V 4. Based on characterization data, not tested in production. -1.3 V VOH (3) Output high level voltage for an I/O pin when 8 pins are sourced at the same time VDD–1.3 - VOL(1) Output low level voltage for an I/O pin when 8 pins are sunk at the same time IIO = +6 mA(4) 2 V < VDD < 2.7 V -0.4 V VOH(3) Output high level voltage for an I/O pin when 8 pins are sourced at the same time VDD–0.4 - |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |