| Electronic Components Datasheet Search |
|
TAS5704 Datasheet(PDF) 21 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5704 Datasheet(HTML) 21 Page - Texas Instruments |
|
21 / 34 page ![]() www.ti.com Format Control Gain Control Output Configuration Control TAS5704 SLOS563 – MARCH 2008 The digital data input format is selected via three external terminals (FORMAT0, FORMAT1, and FORMAT2). Table 1 lists the corresponding data format for SDIN1 and SDIN2. LRCLK and SCLK are shared clocks for SDIN1 and SDIN2. Changes to the FORMATx terminals are latched in immediately on a rising edge of RESET. Changes to the FORMATx terminals while RESET is high are not allowed. Table 1. Format Control SERIAL DIGITAL DATA FORMAT2 FORMAT1 FORMAT0 FORMAT 0 0 0 16-Bit right-justifed 0 0 1 18-Bit right-justified 0 1 0 20-Bit right-justified 0 1 1 24-Bit right-justified 1 0 0 16-, 24-Bit I2S 1 0 1 16-, 24-Bit left-justified 1 1 0 Reserved. Setting is not allowed. 1 1 1 Reserved. Setting is not allowed. The gain of the DAP is selected via two external gain pins (GAIN_0 and GAIN_1). Table 2 lists the corresponding channel gain (for ALL channels) for GAIN_0 and GAIN_1 settings. Individual channel gain is not possible. Changes to the GAIN_x terminals are latched in immediately on a rising edge of RESET. Changes to the GAIN_x terminals while RESET is high are not allowed. Table 2. Gain Control OUTPUT VOLTAGE CHANNEL WITH FULL SCALE GAIN_1 GAIN_0 GAIN (dB) INPUT (Vrms) — BTL 0 0 -3 17.56 0 1 3 35.04(1) 1 0 9 70.08(1) 1 1 12 99.00(1) (1) Output clipped. See the calculation example in the Application section. The PWM outputs can be remapped to allow 2-ch, 2.1-ch, and 4-ch operation. Two terminals are used for this mapping, CONFIG_1 and CONFIG_2. Table 3 lists the output configurations that are supported. Changes to the CONFIG_x terminals are latched in immediately on a rising edge of RESET. Changes to the CONFIG_x terminals while RESET is high are not allowed. Table 3. Output Configurations CONFIG_2 CONFIG_1 OUTPUT CONFIGURATION 2-Ch Mode, BTL, AD modulation. SUB+/- is derived from the SDIN2 0 0 input (left channel). SUB+/- is AD modulation with SUB- equal to the compliment of SUB+. 2-Ch Mode, BTL, BD modulation. SUB+/- is derived from the SDIN2 0 1 input (left channel), and SUB+/- is BD PWM. 2.1-Ch Mode (2xSE outputs, 1xBTL output). AD modulation. No SUB+/- 1 0 PWM output. 1 1 4-Ch Mode (4xSE outputs). AD modulation. No SUB+/- PWM output. Copyright © 2008, Texas Instruments Incorporated Submit Documentation Feedback 21 Product Folder Link(s): TAS5704 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |