Electronic Components Datasheet Search
  English  ▼

X  

AS7331 Datasheet(PDF) 48 Page - ams-OSRAM AG

Part # AS7331
Description  Spectral UVA/B/C Sensor
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSOSRAM [ams-OSRAM AG]
Direct Link  https://ams-osram.com/
Logo AMSOSRAM - ams-OSRAM AG

AS7331 Datasheet(HTML) 48 Page - ams-OSRAM AG

Back Button AS7331 Datasheet HTML 44Page - ams-OSRAM AG AS7331 Datasheet HTML 45Page - ams-OSRAM AG AS7331 Datasheet HTML 46Page - ams-OSRAM AG AS7331 Datasheet HTML 47Page - ams-OSRAM AG AS7331 Datasheet HTML 48Page - ams-OSRAM AG AS7331 Datasheet HTML 49Page - ams-OSRAM AG AS7331 Datasheet HTML 50Page - ams-OSRAM AG AS7331 Datasheet HTML 51Page - ams-OSRAM AG AS7331 Datasheet HTML 52Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 72 page
background image
Document Feedback
AS7331
Functional Description
Datasheet
• PUBLIC
DS001047
• v4-00 • 2023-Mar-24
71
│ 47
Figure 42:
Example of Addressing the AS7331 to Read the Configuration Registers
Figure 43:
Example of Addressing the AS7331 to Read the Measurement Result Registers Starting at
Address 4h
The access of the result register bank with 2 byte addresses each (starting with the low byte), which is
only possible within the measurement state, has a special feature (see Figure 43). After reaching the
last valid result register address (4h or 6h if SYND mode is activated with CREG2:EN_TM =
“1”) the
next result register address is the default one, 2h, during read on. The setback of the result register
address 2h in the measurement mode does not take place if an address was set above the valid
addressable space.
S
A
0
06h
A
9Ch
A
CBh
SLAVE
ADDR.
R/W
1 1 1 0 1 0 0
E8h
address CREG1
A
write EDGES
write BREAK
6h
7h
P
10h
A
8h
52h
A
9h
01h
A
Ah
register address:
data transferred from slave to master
data transferred from master to slave
A: acknowledge
NA: not acknowledge
write CREG1
write CREG2
write CREG3
S: START cond.
Sr: repeated START condition
P: STOP cond.
S
A
0
A
SLAVE
ADDR.
R/W
1 1 1 0 1 0 0
E8h
04h
address MRES3
Sr
SLAVE
ADDR.
1 1 1 0 1 0 0
E9h
MRES1
A
MRES1
2h
read low byte
read high byte
1
R/W
MRES3
A
A
MRES3
A
reg. addr.:
4h
read low byte
read high byte
. . . NA P
A
data transferred from slave to master
data transferred from master to slave
A: acknowledge
NA: not acknowledge
P: STOP cond.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com