R7FA6T2AB3CFP datasheet(32/101 Pages) RENESAS

32 / 101 page

2.3.3

Reset Timing

Table 2.17

Reset timing

Parameter

Symbol Min Typ Max

Unit Test conditions

RES pulse width

Power-on

tRESWP 0.7 —

—

Figure 2.7

Deep Software Standby mode

tRESWD 0.6 —

—

Figure 2.8

Software Standby mode

tRESWS 0.3 —

—

All other

tRESW

200 —

—

µs

Wait time after RES cancellation

tRESWT —

37.3 41.2

µs

Figure 2.7

Wait time after internal reset cancellation

(IWDT reset, WDT reset, software reset, SRAM parity error reset, bus master MPU

error reset, TrustZone error reset, Cache parity error reset)

tRESW2 —

324 397.7 µs

—

VCC

RES

Internal reset signal

(low is valid)

tRESWP

tRESWT

VCCmin

Figure 2.7

RES pin input timing under the condition that VCC exceeds VPOR voltage threshold

RES

Internal reset signal

(low is valid)

tRESWD, tRESWS, tRESW

tRESWT

Figure 2.8

Reset input timing

RA6T2 Datasheet

2. Electrical Characteristics

R01DS0400EJ0150 Rev.1.50

Jul 2, 2025

Page 32 of 101

R7FA6T2AB3CFP Datasheet(PDF) 32 Page - Renesas Technology Corp

R7FA6T2AB3CFP Datasheet(HTML) 32 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL