Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

WM8951L Datasheet(PDF) 34 Page - Wolfson Microelectronics plc

Part # WM8951L
Description  Stereo ADC with Microphone Input and Clock Generator
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8951L Datasheet(HTML) 34 Page - Wolfson Microelectronics plc

Back Button WM8951L Datasheet HTML 30Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 31Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 32Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 33Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 34Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 35Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 36Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 37Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 38Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 42 page
background image
WM8951L
Production Data
w
PD Rev 4.1 December 2007
34
REGISTER MAP
The complete register map is shown in Table 23. The detailed description can be found in Table 24
and in the relevant text of the device description. There are 11 registers with 16 bits per register (7 bit
address + 9 bits of data). These can be controlled using either the 2 wire or 3 wire MPU interface.
REGISTER
BIT[8]
BIT[7]
BIT[6]
BIT[5]
BIT[4]
BIT[3]
BIT[2]
BIT[1]
BIT[0]
DEFAULT
R0 (00h)
Left Line In
LRINBOTH
LINMUTE
0
0
LINVOL[4:0]
0_1001_0111
R1 (01h)
Right Line In
RLINBOTH
RINMUTE
0
0
RINVOL[4:0]
0_1001_0111
R2 (02h)
Reserved
Reserved[8:0]
Reserved
R3 (03h)
Reserved
Reserved[8:0]
Reserved
R4 (04h)
Analogue Audio
Path Control
0
00
0
0
0
INSEL
MUTEMIC
MICBOOST
0_0000_0101
R5 (05h)
Digital Audio
Path Control
0
0
0
0
0
0
00
ADCHPD
0_0000_0000
R6 (06h)
Power Down
Control
0
POWEROFF
CLKOUTPD
OSCPD
1
1
ADCPD
MICPD
LINEINPD
0_1001_1111
R7 (07h)
Digital Audio
Interface Format
0
BCLKINV
MS
LRSWAP
LRP
IWL[1:0]
FORMAT[1:0]
0_0000_1010
R8 (08h)
Sampling
Control
0
CLKODIV2
CLKIDIV2
SR[3:0]
BOSR
USB/
NORMAL
0_0000_0000
R9 (09h)
Active Control
0
0
0
0
0
0
0
0
Active
0_0000_0000
R15 (0Fh)
Reset
RESET[8:0]
not reset
Table 23 Mapping of Program Registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com