74HC_HCT174

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet

Rev. 4 — 12 May 2016

4 of 17

NXP Semiconductors

74HC174; 74HCT174

Hex D-type flip-flop with reset; positive-edge trigger

6.

Functional description

[1]

H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level;

l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

X = don’t care;

 = LOW-to-HIGH clock transition.

7.

Limiting values

[1]

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2]

For SO16 package: above 70

C the value of P

tot derates linearly with 8 mW/K.

For SSOP16 and TSSOP16 packages: above 60

C the value of P

tot derates linearly with 5.5 mW/K.

Table 3.

Function table[1]

Operating modes

Inputs

Outputs

MR

CP

Dn

Qn

reset (clear)

L

X

X

L

load “1”

H



hH

load “0”

H



lL

Table 4.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol

Parameter

Conditions

Min

Max

Unit

VCC

supply voltage

0.5

+7

V

IIK

input clamping current

VI < 0.5 V or VI >VCC +0.5 V

[1]

-

20

mA

IOK

output clamping current

VO < 0.5 V or VO >VCC +0.5 V

[1]

-

20

mA

IO

output current

0.5 V < V

O < VCC +0.5 V

-

25

mA

ICC

supply current

-

50

mA

IGND

ground current

50

-

mA

Tstg

storage temperature

65

+150

C

Ptot

total power dissipation

Tamb = 40 C to +125 C

SO16, SSOP16 and TSSOP16

[2]

-500

mW