LPC1111FHN33SLASH102 datasheet(39/127 Pages) NXP

39 / 127 page

LPC111X

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9.2 — 26 March 2014

39 of 127

NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller

PIO2_2/DCD/MISO1

26[3]

G8[3]

I/O

I; PU

PIO2_2 — General purpose digital input/output pin.

I-

DCD — Data Carrier Detect input for UART.

I/O

MISO1 — Master In Slave Out for SPI1.

PIO2_3/RI/MOSI1

38[3]

A7[3]

I/O

I; PU

PIO2_3 — General purpose digital input/output pin.

I-

RI — Ring Indicator input for UART.

I/O

MOSI1 — Master Out Slave In for SPI1.

PIO2_4/

CT16B1_MAT1/

SSEL1

19[3]

G5[3]

I/O

I; PU

PIO2_4 — General purpose digital input/output pin.

O-

CT16B1_MAT1 — Match output 1 for 16-bit timer 1.

O-

SSEL1 — Slave Select for SPI1.

PIO2_5/

CT32B0_MAT0

20[3]

H5[3]

I/O

I; PU

PIO2_5 — General purpose digital input/output pin.

O-

CT32B0_MAT0 — Match output 0 for 32-bit timer 0.

PIO2_6/

CT32B0_MAT1

1[3]

A1[3]

I/O

I; PU

PIO2_6 — General purpose digital input/output pin.

O-

CT32B0_MAT1 — Match output 1 for 32-bit timer 0.

PIO2_7/

CT32B0_MAT2/RXD

11[3]

G2[3]

I/O

I; PU

PIO2_7 — General purpose digital input/output pin.

O-

CT32B0_MAT2 — Match output 2 for 32-bit timer 0.

I-

RXD — Receiver input for UART.

PIO2_8/

CT32B0_MAT3/TXD

12[3]

G1[3]

I/O

I; PU

PIO2_8 — General purpose digital input/output pin.

O-

CT32B0_MAT3 — Match output 3 for 32-bit timer 0.

O-

TXD — Transmitter output for UART.

PIO2_9/

CT32B0_CAP0

24[3]

H7[3]

I/O

I; PU

PIO2_9 — General purpose digital input/output pin.

I-

CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.

PIO2_10

25[3]

H8[3]

I/O

I; PU

PIO2_10 — General purpose digital input/output pin.

PIO2_11/SCK0/

CT32B0_CAP1

31[3]

D7[3]

I/O

I; PU

PIO2_11 — General purpose digital input/output pin.

I/O

SCK0 — Serial clock for SPI0.

I-

CT32B0_CAP1 — Capture input for 32-bit timer 0.

PIO3_0 to PIO3_5

I/O

Port 3 — Port 3 is a 12-bit I/O port with individual

direction and function controls for each bit. The

operation of port 3 pins depends on the function

selected through the IOCONFIG register block. Pins

PIO3_6 to PIO3_11 are not available.

PIO3_0/DTR/

CT16B0_MAT0/TXD

36[3]

B8[3]

I/O

I; PU

PIO3_0 — General purpose digital input/output pin.

O-

DTR — Data Terminal Ready output for UART.

O-

CT16B0_MAT0 — Match output 0 for 16-bit timer 0.

O-

TXD — Transmitter Output for UART.

PIO3_1/DSR/

CT16B0_MAT1/RXD

37[3]

A8[3]

I/O

I; PU

PIO3_1 — General purpose digital input/output pin.

I-

DSR — Data Set Ready input for UART.

O-

CT16B0_MAT1 — Match output 1 for 16-bit timer 0.

I-

RXD — Receiver input for UART.

Table 10.

LPC1100XL series: LPC1113/14/15 pin description table (LQFP48 and TFBGA48 package) …continued

Symbol

Start

logic

input

Type

Reset

state

[1]

Description

LPC1111FHN33/102 Datasheet(PDF) 39 Page - NXP Semiconductors

LPC1111FHN33/102 Datasheet(HTML) 39 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL