Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

STR91XFAX32 Datasheet(PDF) 87 Page - STMicroelectronics

Part # STR91XFAX32
Description  ARM966E-S??16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR91XFAX32 Datasheet(HTML) 87 Page - STMicroelectronics

Back Button STR91XFAX32 Datasheet HTML 83Page - STMicroelectronics STR91XFAX32 Datasheet HTML 84Page - STMicroelectronics STR91XFAX32 Datasheet HTML 85Page - STMicroelectronics STR91XFAX32 Datasheet HTML 86Page - STMicroelectronics STR91XFAX32 Datasheet HTML 87Page - STMicroelectronics STR91XFAX32 Datasheet HTML 88Page - STMicroelectronics STR91XFAX32 Datasheet HTML 89Page - STMicroelectronics STR91XFAX32 Datasheet HTML 90Page - STMicroelectronics STR91XFAX32 Datasheet HTML 91Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 101 page
background image
STR91xFAx3x, STR91xFAx4x
Electrical characteristics
87/101
7.12.5
SPI electrical characteristics
VDDQ = 2.7 - 3.6V, VDD = 1.65 - 2V, TA = -40 / 85 °C unless otherwise specified.
Figure 29.
SPI slave timing diagram with CPHA=0
Table 46.
SPI electrical characteristics
Symbol
Parameter
Test Conditions
Value
Unit
Typ
Max
fSCLK
1/tc(SCLK)
SPI clock frequency
Master
24
MHz
Slave
4
tr(SCLK)
SPI clock rise and fall times
50pF load
0.1
V/ns
tf(SCLK)
tsu(SS)
SS setup time
Slave
1
tPCLK
th(SS)
SS hold time
Slave
1
tw(SCLKH)
tw(SCLKL)
SCLK high and low time
Master
Slave
1
tsu(MI)
tsu(SI)
Data input setup time
Master
Slave
TBD
5
th(MI)
th(SI)
Data input hold time
Master
Slave
TBD
6
ta(SO)
Data output access time
Slave
6
tdis(SO)
Data output disable time
Slave
6
tv(SO)
Data output valid time
Slave (after enable
edge)
6
th(SO)
Data output hold time
0
tv(MO)
Data output valid time
Master (before capture
edge)
0.25
th(MO)
Data output hold time
0.25
NSS INPUT
CPHA=0
MOSI INPUT
MISO OUTPUT
CPHA=0
tc(SCLK)
tw(SCLKH)
tw(SCLKL)
tr(SCLK)
tf(SCLK)
tv(SO)
ta(SO)
tsu(SI)
th(SI)
MSB OUT
MSB IN
BIT6 OUT
LSB IN
LSB OUT
CPOL=0
CPOL=1
tsu(NSS)
th(NSS)
tdis(SO)
th(SO)
BIT1 IN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com