AT90USB82 datasheet(190/306 Pages) ATMEL

190 / 306 page

190

7707D–AVR–07/08

AT90USB82/162

19.5

Power modes

19.5.1

Idle mode

In this mode, the CPU core is halted (CPU clock stopped). The Idle mode is taken wether the

USB controller is running or not. The CPU can wake up on any USB interrupts.

19.5.2

Power down

In this mode, the oscillator is stopped and halts all the clocks (CPU and peripherals). The USB

controller “wakes up” when:

• the WAKEUPI interrupt is triggered (single asynchronous interrupt)

19.5.3

Freeze clock

The firmware has the ability to reduce the power consumption by setting the FRZCLK bit, which

freeze the clock of USB controller. When FRZCLK is set, it is still possible to access to the fol-

lowing registers:

• USBCON,

• DPRAM direct access registers (DPADD7:0, UEDATX)

• UDCON (detach, ...)

• UDINT

• UDIEN

Moreover, when FRZCLK is set, only the asynchronous interrupt may be triggered :

• WAKEUPI

19.6

Memory management

The controller does only support the following memory allocation management.

The reservation of an Endpoint can only be made in the increasing order (Endpoint 0 to the last

Endpoint). The firmware shall thus configure them in the same order.

The reservation of an Endpoint “ki” is done when its ALLOC bit is set. Then, the hardware allo-

cates the memory and insert it between the Endpoints “k

i-1” and “ki+1”. The “ki+1” Endpoint

memory “slides” up and its data is lost. Note that the “ki+2” and upper Endpoint memory does not

slide.

Clearing an Endpoint enable (EPEN) does not clear either its ALLOC bit, or its configuration

(EPSIZE/PSIZE, EPBK/PBK). To free its memory, the firmware should clear ALLOC. Then, the

“ki+1” Endpoint memory automatically “slides” down. Note that the “ki+2” and upper Endpoint

memory does not slide.

The following figure illustrates the allocation and reorganization of the USB memory in a typical

example:

AT90USB82 Datasheet(PDF) 190 Page - ATMEL Corporation

AT90USB82 Datasheet(HTML) 190 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL