Electronic Components Datasheet Search
  English  ▼

X  

C504 Datasheet(PDF) 39 Page - Siemens Semiconductor Group

Part # C504
Description  8-Bit CMOS Microcontroller
PDF  225 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SIEMENS [Siemens Semiconductor Group]
Direct Link  http://www.siemens.com/
Logo SIEMENS - Siemens Semiconductor Group

C504 Datasheet(HTML) 39 Page - Siemens Semiconductor Group

Back Button C504 Datasheet HTML 35Page - Siemens Semiconductor Group C504 Datasheet HTML 36Page - Siemens Semiconductor Group C504 Datasheet HTML 37Page - Siemens Semiconductor Group C504 Datasheet HTML 38Page - Siemens Semiconductor Group C504 Datasheet HTML 39Page - Siemens Semiconductor Group C504 Datasheet HTML 40Page - Siemens Semiconductor Group C504 Datasheet HTML 41Page - Siemens Semiconductor Group C504 Datasheet HTML 42Page - Siemens Semiconductor Group C504 Datasheet HTML 43Page - Siemens Semiconductor Group Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 225 page
background image
External Bus Interface
C504
Semiconductor Group
4-8
1997-10-01
Between two ALE pulses the data at port 0 is latched (at 6
t
CLCL after ALE rising edge) and compared
internally with the ROM/OTP content of the actual address. If an verify error is detected, the error
condition is stored internally. After each 16th data byte the cumulated verify result (pass or fail) of
the last 16 verify operations is output at P3.5. P3.5 is always set or cleared after each 16 byte block
of the verify sequence. In ROM/OTP verification mode 2, the C504 must be provided with a system
clock at the XTAL pins.
Figure 4-5 shows an application example of a external circuitry which allows to verify a protected
ROM/OTP inside the C504 in ROM/OTP verification mode 2. With RESET going inactive, the C504
starts the ROM/OTP verify sequence. Its ALE is clocking an 14-bit address counter. This counter
generates the addresses for an external EPROM which is programmed with the content of the
internal (protected) ROM/OTP. The verify detect logic typically displays the state of the verify error
output P3.5. P3.5 can be latched with the falling edge of ALE.
When the last byte of the internal ROM/OTP has been handled, the C504 starts generating a PSEN
signal. This signal or the CY signal of the address counter indicate to the verify detect logic the end
of the internal ROM/OTP verification.
Figure 4-5
ROM/OTP Verification Mode 2 - External Circuitry Example
MCB02595
Verify
Detect
Logic
&
&
CC
V
14-Bit
Address
Counter
CY
R
2k
Ω
Compare
Code
ROM
A0
CS
OE
D0
P3.5
ALE
RESET
0
Port
C504-2R
CC
V
EA
P2.7
PSEN
CLK
-
- A13
D7
C504-2E



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com