Electronic Components Datasheet Search
  English  ▼

X  

STLC1502 Datasheet(PDF) 20 Page - STMicroelectronics

Part # STLC1502
Description  VOICE OVER IP PROCESSOR
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC1502 Datasheet(HTML) 20 Page - STMicroelectronics

Back Button STLC1502 Datasheet HTML 16Page - STMicroelectronics STLC1502 Datasheet HTML 17Page - STMicroelectronics STLC1502 Datasheet HTML 18Page - STMicroelectronics STLC1502 Datasheet HTML 19Page - STMicroelectronics STLC1502 Datasheet HTML 20Page - STMicroelectronics STLC1502 Datasheet HTML 21Page - STMicroelectronics STLC1502 Datasheet HTML 22Page - STMicroelectronics STLC1502 Datasheet HTML 23Page - STMicroelectronics STLC1502 Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 81 page
background image
STLC1502
20/81
MIAB: Memory Interface Address Bus
MIWE: Memory Interface Write Enable
MIAA: Memory Interface Access Active (nCAS)
MISA: Memory Interface Setup Active (nRAS)
After the power-up the CPU must configure each SDRAM device, i.e. perform precharge-refresh-mode register
set procedure.
6.3.1.3 Memory Configuration register
Memory configuration registers are used to setup parameters that are same for all banks:
PWS: Power save mode
•
If PWS bit is set to’1’, the next refresh cycle will set the memory devices in the self-refresh mode.
•
The memories will exit the self-refresh mode, when the PWS mode is set to’0’.
TYPE: Memory type:
•
The TYPE bit is used to select a type of the external memory.
•1 - SDRAM
•0 - EDO
B3EN: Bank 3 enable
B2EN: Bank 2 enable
B1EN: Bank 1 enable
B0EN: Bank 0 enable
•
The bank enable bits are used to enable each bank separately.
•
If an AHB transfer is accessing a disabled bank, the DRAM Controller will return the error response
to the AHB master.
REFR: Refresh period
•
The REFR value is used to determine the refresh period. The period can be set in the 1 us steps.
•
REFR Refresh Period
•
00000000 Refresh is disabled
•
00000001 Refresh period is 1us
•
00000010 Refresh period is 2us
•.
•
11111111 Refresh period is 255us
6.4 DMA Controller
•
The DMA controller is intended to be used with the Ethernet switch block to transfer Ethernet frames
between the Ethernet switch buffers and memory.
•
The DMAC needs initialization before starting operation. During operation it does not need interven-
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1 0
Reserved
PWS
TYPE
B3EN
B2EN
B1EN
B0EN
REFR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com