STLC5464 datasheet(57/83 Pages) STMICROELECTRONICS

57 / 83 page

MBL

: Memory Bus Low impedance

MBL = 1, the shared memory bus is at low impedance between two memory cycles.

The memory bus includes Control bits, Data bits, Address bits. One

Multi-HDLC is connected to

the shared memory.

MBL = 0, the shared memory bus is at high impedance between two memory cycles.

Several Muti-HDLCs can be connected to the shared memory. One pull up resistor is

recommended on each wire.

VIII.3 - Input Multiplex Configuration Register 0 - IMCR0 (04)H

bit15

bit8

bit7

bit 0

LP3 DEL3 ST(3)1 ST(3)0

LP2 DEL2 ST(2)1 ST(2)0 LP1 DEL1 ST(1)1 ST(1)0 LP0 DEL0 ST(0)1 ST(0)0

After reset (0000)H

See definition in next Paragraph.

VIII.4 - Input Multiplex Configuration Register 1 - IMCR1 (06)H

bit15

bit8

bit7

bit 0

LP7 DEL7 ST(7)1 ST(7)0

LP6 DEL6 ST(6)1 ST(6)0 LP5 DEL5 ST(5)1 ST(5)0 LP4 DEL4 ST(4)1 ST(4)0

After reset (0000)H

ST(i)0 : STEP0 for each Input Multiplex i(0

≤ i ≤ 7), delayed or not.

ST(i)1 : STEP1 for each Input Multiplex i(0

≤ i ≤ 7), delayed or not.

DEL(i); : DELAYED Multiplex i(0

≤ i ≤ 7).

DEL (i) ST (i) 1 ST (i) 2

STEP for each Input Multiplex 0/7 delayed or not

Each received bit is sampled at 3/4 bit-time without delay.

First bit of the frame is defined by Frame synchronization Signal.

Each received bit is sampled with 1/2 bit-time delay.

Each received bit is sampled with 1 bit-time delay.

Each received bit is sampled with 2 bit-time delay.

Each received bit is sampled with 1/2 bit-time advance.

Each received bit is sampled with 1 bit-time advance

Each received bit is sampled with 2 bit-time advance.

When IMTD = 0 (bit of SMCR), DEL = 1 is not taken into account by the circuit.

LP (i)

: LOOPBACK 0/7

LPi = 1, Output Multiplex i is put instead of Input Multiplex i (0

≤ i ≤ 7). LOOPBACKis transparent

or not in accordance with OMVi (bit of Output Multiplex Configuration Register).

LPi = 0, Normal case, Input Multiplex i(0

≤ i ≤ 7) is taken into account.

N.B. If DIN4 and DIN5 are GCI Multiplexes : then ST(4)1 = ST(4)0 = 0 and ST(5)1 = ST(5)0 = 0 normally.

VIII.5 - Output Multiplex Configuration Register 0 - OMCR0 (08)H

bit15

bit8

bit7

bit 0

OMV3 DEL3 ST(3)1 ST(3)0 OMV2 DEL2 ST(2)1 ST(2)0 OMV1 DEL1 ST(1)1 ST(1)0 OMV0 DEL0 ST(0)1 ST(0)0

After reset (0000)H

See definition in next Paragraph.

VIII - INTERNAL REGISTERS (continued)

STLC5464

57/83

STLC5464 Datasheet(PDF) 57 Page - STMicroelectronics

STLC5464 Datasheet(HTML) 57 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL