Electronic Components Datasheet Search
  English  ▼

X  

M48Z32V Datasheet(PDF) 7 Page - STMicroelectronics

Part # M48Z32V
Description  3.3V, 256Kbit (32Kbit x 8) ZEROPOWER SRAM
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M48Z32V Datasheet(HTML) 7 Page - STMicroelectronics

Back Button M48Z32V Datasheet HTML 3Page - STMicroelectronics M48Z32V Datasheet HTML 4Page - STMicroelectronics M48Z32V Datasheet HTML 5Page - STMicroelectronics M48Z32V Datasheet HTML 6Page - STMicroelectronics M48Z32V Datasheet HTML 7Page - STMicroelectronics M48Z32V Datasheet HTML 8Page - STMicroelectronics M48Z32V Datasheet HTML 9Page - STMicroelectronics M48Z32V Datasheet HTML 10Page - STMicroelectronics M48Z32V Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 19 page
background image
M48Z32V
Operating modes
7/19
2
Operating modes
The M48Z32V also has its own Power-fail Detect circuit. The control circuitry constantly
monitors the single power supply for an out of tolerance condition. When VCC is out of
tolerance, the circuit write protects the SRAM, providing a high degree of data security in the
midst of unpredictable system operation brought on by low VCC. As VCC falls below
approximately VSO, the control circuitry connects the battery which maintains data until valid
power returns.
Table 2.
Operating modes
Note:
X = VIH or VIL; VSO = Battery back-up switchover voltage.
2.1
Read mode
The M48Z32V is in the READ Mode whenever W (WRITE Enable) is high, E (Chip Enable)
is low. The device architecture allows ripple-through access of data from eight of 262,144
locations in the static storage array. Thus, the unique address specified by the 15 Address
Inputs defines which one of the 32,768 bytes of data is to be accessed. Valid data will be
available at the Data I/O pins within Address Access time (tAVQV) after the last address input
signal is stable, providing that the E and G access times are also satisfied. If the E and G
access times are not met, valid data will be available after the latter of the Chip Enable
Access time (tELQV) or Output Enable Access time (tGLQV).
The state of the eight three-state Data I/O signals is controlled by E and G. If the outputs are
activated before tAVQV, the data lines will be driven to an indeterminate state until tAVQV. If
the Address Inputs are changed while E and G remain active, output data will remain valid
for Output Data Hold time (tAXQX) but will go indeterminate until the next Address Access.
Mode
VCC
E
G
W
DQ0-DQ7
Power
Deselect
3.0 to 3.6V
VIH
X
X
High Z
Standby
WRITE
VIL
XVIL
DIN
Active
READ
VIL
VIL
VIH
DOUT
Active
READ
VIL
VIH
VIH
High Z
Active
Deselect
VSO to VPFD (min)
(1)
1.
See Table 12 on page 15 for details.
X
X
X
High Z
CMOS standby
Deselect
≤ VSO(1)
X
X
X
High Z
Battery back-up
mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com