Electronic Components Datasheet Search
  English  ▼

X  

ORSPI4 Datasheet(PDF) 154 Page - Lattice Semiconductor

Part # ORSPI4
Description  Dual SPI4 Interface and High-Speed SERDES FPSC
PDF  263 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ORSPI4 Datasheet(HTML) 154 Page - Lattice Semiconductor

Back Button ORSPI4 Datasheet HTML 150Page - Lattice Semiconductor ORSPI4 Datasheet HTML 151Page - Lattice Semiconductor ORSPI4 Datasheet HTML 152Page - Lattice Semiconductor ORSPI4 Datasheet HTML 153Page - Lattice Semiconductor ORSPI4 Datasheet HTML 154Page - Lattice Semiconductor ORSPI4 Datasheet HTML 155Page - Lattice Semiconductor ORSPI4 Datasheet HTML 156Page - Lattice Semiconductor ORSPI4 Datasheet HTML 157Page - Lattice Semiconductor ORSPI4 Datasheet HTML 158Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 263 page
background image
Lattice Semiconductor
ORCA ORSPI4 Data Sheet
154
The following table describes the different methods of resetting various parts of the EAC. It lists the logic values set
on the FPGA interface and the primary ASB pins.
Table 44. ORSPI4 RESET
1. Please refer to the ORCA SERIES 4 FPGA data sheet at www.latticesemi.com.
I/O TRI-STATE Functions
The EAC I/Os can be tri-stated using one of the three signals below.
TS_ALL
This is an FPGA signal that globally tri-states all EAC IOs in addition to the FPGA IOs. For more information on
TS_ALL, please refer to the ORCA SERIES 4 FPGA data sheet at http://www.latticesemi.com.
TRISTN
This is an ORSPI4 EAC active low IO that globally tri-states all EAC IOs.
Power-Up
In addition to its RESET function, power-up also puts the ORSPI4 FPSC IO in tri-state until the chip is fully pow-
ered up.
Power Down
When set low, the ORSPI4 FPSC “PDN” powers down the following:
• all PLLs in the SPIA, SPIB, Memory Controller and SERDES
• LVDS and HSTL buffers on the EAC section of the ORSPI4
• SPIA, SPIB, and SERDES logic
Signal Name
RESET Type
ORSPI4 Core Affected
MPI
SPIA
SPIB
M_CTRL
SERDES
PWRUPRES = 1
FPGA signal
1
•
•
•
•
•
DONE = 0
FPGA I/O
1
•
•
•
•
•
RESETN = 0
EAC IO
•
•
•
•
•
GSRN = 0 and
GSRN_DISABLE = 0
FPGA signal
•
•
•
•
FPGA_RESET_S4A = 1
Interface Signal
•
SOFT_RESET_S4A = 1
Software Register Bit
•
FPGA_RESET_S4B = 1
Interface Signal
•
SOFT_RESET_S4B = 1
Software Register Bit
•
FPGA_RESET_MC = 1
Interface Signal
•
SOFT_RESET_MC = 1
Software Register Bit
•
FPGA_RESET_FC = 1
Interface Signal
•
HARD_RESET_FC = 1
Software Register Bit
•
SYS_RST_N (Channel
Alignment FIFO RESET)
Interface Signal
•



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com