Electronic Components Datasheet Search
  English  ▼

X  

ORSPI4 Datasheet(PDF) 156 Page - Lattice Semiconductor

Part # ORSPI4
Description  Dual SPI4 Interface and High-Speed SERDES FPSC
PDF  263 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ORSPI4 Datasheet(HTML) 156 Page - Lattice Semiconductor

Back Button ORSPI4 Datasheet HTML 152Page - Lattice Semiconductor ORSPI4 Datasheet HTML 153Page - Lattice Semiconductor ORSPI4 Datasheet HTML 154Page - Lattice Semiconductor ORSPI4 Datasheet HTML 155Page - Lattice Semiconductor ORSPI4 Datasheet HTML 156Page - Lattice Semiconductor ORSPI4 Datasheet HTML 157Page - Lattice Semiconductor ORSPI4 Datasheet HTML 158Page - Lattice Semiconductor ORSPI4 Datasheet HTML 159Page - Lattice Semiconductor ORSPI4 Datasheet HTML 160Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 156 / 263 page
background image
Lattice Semiconductor
ORCA ORSPI4 Data Sheet
156
Table 45. ORSPI4 Memory Space
Table 46. Top-level Interrupt Status Register 30B29
Table 47 details the memory map for the FPSC portion of the ORSPI4 device.
Addresses for the control registers for the FPGA portion of the device are detailed in the ORCA Series 4 datasheet.
This table shows the databus oriented for the PPC interface. DB0 is the MSB, while DB7 is the LSB. If the user
master interface is used to perform operations to the ASIC core then the databus must be used in the opposite
notation, where DB7 is the MSB and DB0 is the LSB.
Address (Hex)
Description
3000x
Channel A in SERDES, internal registers
3001x
Channel B in SERDES, internal registers
3002x
Channel C in SERDES, internal registers
3003x
Channel D in SERDES, internal registers
308xx
Channel registers outside the SERDES
3090x - 3092x
SPI4 Core A Control registers
30930 - 3094x
SPI4 Core A Status registers
30950 - 3097x
SPI4 Core B Control registers
30980 - 3099x
SPI4 Core B Status registers
31000 - 317FF
SPI4 Core A/B configurable RAM address space
30100 - 3010F
Memory Controller registers
BIT
Interrupt Source
Associated Registers
0
SERDES
3000, 3010, 3020, 3030
1
Memory Controller
30B09
2
Memory Controller
30B08
3
DPRAM
SPIA (3090C-3090F, 30918-3091B, 30928-3092F)
SPIB (30A0C-3090F, 30A18-30A1B, 30A28-30A2F)
4
SPI_B_2
30A1C
5
SPI_B_1
30A1D
6
SPI_A_2
3091C
7
SPI_A_1
3091D
Table 47. Memory Map
(0x)
Abso-
lute
Address
Bit
Name
Reset
Value
(0x)
Description
SERDES Alarm Registers (Read Only), x = [A, ...,D]
30000
30010
30020
30030
[0]
Reserved
[1]
LKI_x
00
Receive PLL Lock Indication, Channel x. LKI_x = “1” indicates the receive
PLL is locked.
[2:7]
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com