ADP5520 datasheet(30/40 Pages) AD

30 / 40 page

ADP5520

Rev. 0 | Page 30 of 40

Bit

Mnemonic

R/W

Description

D1_IN_IEN

R/W

0 = prevents D1 input from generating interrupts on nINT.

1 = allows D1 input to generate interrupts on nINT.

D0_IN_IEN

R/W

0 = prevents D0 input from generating interrupts on nINT.

1 = allows D0 input to generate interrupts on nINT.

Table 36. Register 0x1C, GPIO Interrupt Status (GPIO_INT_STAT)

Bit

Mnemonic

R/W

Description

D7_IN_ISTAT

0 = no interrupt detected.

1 = interrupt condition detected on D7_IN. Bit cleared when read twice.

D6_IN_ISTAT

0 = no interrupt detected.

1 = interrupt condition detected on D6_IN. Bit cleared when read twice.

D5_IN_ISTAT

0 = no interrupt detected.

1 = interrupt condition detected on D5_IN. Bit cleared when read twice.

D4_IN_ISTAT

0 = no interrupt detected.

1 = interrupt condition detected on D4_IN. Bit cleared when read twice.

D3_IN_ISTAT

0 = no interrupt detected.

1 = interrupt condition detected on D3_IN. Bit cleared when read twice.

D2_IN_ISTAT

0 = no interrupt detected.

1 = interrupt condition detected on D2_IN. Bit cleared when read twice.

D1_IN_ISTAT

0 = no interrupt detected.

1 = interrupt condition detected on D1_IN. Bit cleared when read twice.

D0_IN_ISTAT

0 = no interrupt detected.

1 = interrupt condition detected on D0_IN. Bit cleared when read twice.

Table 37. Register 0x1D, GPIO Interrupt Level Configuration (GPIO_INT_LVL)

Bit

Mnemonic

R/W

Description

D7_ILVL

R/W

0 = interrupt generated when D7_IN is low.

1 = interrupt generated when D7_IN is high.

D6_ILVL

R/W

0 = interrupt generated when D6_IN is low.

1 = interrupt generated when D6_IN is high.

D5_ILVL

R/W

0 = interrupt generated when D5_IN is low.

1 = interrupt generated when D5_IN is high.

D4_ILVL

R/W

0 = interrupt generated when D4_IN is low.

1 = interrupt generated when D4_IN is high.

D3_ILVL

R/W

0 = interrupt generated when D3_IN is low.

1 = interrupt generated when D3_IN is high.

D2_ILVL

R/W

0 = interrupt generated when D2_IN is low.

1 = interrupt generated when D2_IN is high.

D1_ILVL

R/W

0 = interrupt generated when D1_IN is low.

1 = interrupt generated when D1_IN is high.

D0_ILVL

R/W

0 = interrupt generated when D0_IN is low.

1 = interrupt generated when D0_IN is high.

ADP5520 Datasheet(PDF) 30 Page - Analog Devices

ADP5520 Datasheet(HTML) 30 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL