ST72F321BAR9TCRE datasheet(111/247 Pages) STMICROELECTRONICS

111 / 247 page

ST72321Bxxx-Auto

16-bit timer

111/247

If the timer clock is an external clock, the formula is:

Where:

∆t

= Output compare period (in seconds)

fCPU

= External timer clock frequency (in hertz)

Clearing the output compare interrupt request (that is, clearing the OCFi bit) is done by:

Reading the SR register while the OCFi bit is set

An access (read or write) to the OCiLR register

The following procedure is recommended to prevent the OCFi bit from being set between

the time it is read and the write to the OCiR register:

●

Write to the OCiHR register (further compares are inhibited).

●

Read the SR register (first step of the clearance of the OCFi bit, which may be already

set).

●

Write to the OCiLR register (enables the output compare function and clears the OCFi

bit).

Note:

After a processor write cycle to the OCiHR register, the output compare function is inhibited

until the OCiLR register is also written.

If the OCiE bit is not set, the OCMPi pin is a general I/O port and the OLVLi bit will not

appear when a match is found but an interrupt could be generated if the OCIE bit is set.

In both internal and external clock modes, OCFi and OCMPi are set while the counter value

equals the OCiR register value (see Figure 49 on page 112 for an example with fCPU/2 and

Figure 50 on page 112 for an example with fCPU/4). This behavior is the same in OPM or

PWM mode.

The output compare functions can be used both for generating external events on the

OCMPi pins even if the input capture mode is also used.

The value in the 16-bit OCiR register and the OLVi bit should be changed after each

successful comparison in order to control an output waveform or establish a new elapsed

timeout.

13.3.5

Forced compare output capability

When the FOLVi bit is set by software, the OLVLi bit is copied to the OCMPi pin. The OLVi bit

has to be toggled in order to toggle the OCMPi pin when it is enabled (OCiE bit = 1). The

OCFi bit is then not set by hardware, and thus no interrupt request is generated.

The FOLVLi bits have no effect in both one pulse mode and PWM mode.

∆ OCiR = ∆t

* fEXT

ST72F321BAR9TCRE Datasheet(PDF) 111 Page - STMicroelectronics

ST72F321BAR9TCRE Datasheet(HTML) 111 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL